summaryrefslogtreecommitdiff
path: root/src/include/cpu/intel
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2018-12-23 07:11:14 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2018-12-28 05:27:20 +0000
commitacaa581a474660e9c34cb4930cd63c77660f6e16 (patch)
tree636f8071ee07775941ccae257b8b83917a8b42f8 /src/include/cpu/intel
parent049ad67f76a7cd051f3228e084d0097d8cef8249 (diff)
downloadcoreboot-acaa581a474660e9c34cb4930cd63c77660f6e16.tar.xz
soc/intel: Drop romstage_after_car()
Platforms moved to POSTCAR_STAGE so these are no longer used. Change-Id: I9a7b5a1f29b402d0e996f2c2f8c6db3800cdddf3 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/30387 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/include/cpu/intel')
-rw-r--r--src/include/cpu/intel/romstage.h3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/include/cpu/intel/romstage.h b/src/include/cpu/intel/romstage.h
index eace57e558..418d029642 100644
--- a/src/include/cpu/intel/romstage.h
+++ b/src/include/cpu/intel/romstage.h
@@ -27,8 +27,5 @@ void platform_enter_postcar(void);
/* romstage_main is called from the cache-as-ram assembly file to prepare
* CAR stack guards.*/
asmlinkage void *romstage_main(unsigned long bist);
-/* romstage_after_car() is the C function called after cache-as-ram has
- * been torn down. It is responsible for loading the ramstage. */
-asmlinkage void romstage_after_car(void);
#endif /* _CPU_INTEL_ROMSTAGE_H */