summaryrefslogtreecommitdiff
path: root/src/include/cpu
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2020-10-11 15:56:21 +0200
committerNico Huber <nico.h@gmx.de>2020-10-19 21:01:53 +0000
commit13b9149bab28c24798507b152c4d212dd9512175 (patch)
treee7a5ec3b802b5f2667988fe81b1a85bf6e50412d /src/include/cpu
parent8b4a9380b54220a352cbc5eb55f600f5dce8475b (diff)
downloadcoreboot-13b9149bab28c24798507b152c4d212dd9512175.tar.xz
cpu/intel/common: rework AES-NI locking
Simplify the AES-NI code by using msr_set and correct the comment. Change-Id: Ib2cda433bbec0192277839c02a1862b8f41340cb Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46275 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/include/cpu')
-rw-r--r--src/include/cpu/intel/msr.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/include/cpu/intel/msr.h b/src/include/cpu/intel/msr.h
index 73dd32091b..0d11b5eece 100644
--- a/src/include/cpu/intel/msr.h
+++ b/src/include/cpu/intel/msr.h
@@ -6,6 +6,6 @@
*/
#define MSR_FEATURE_CONFIG 0x13c
-#define AESNI_LOCK_BIT 0
+#define AESNI_LOCK (1 << 0)
#endif /* CPU_INTEL_MSR_H */