summaryrefslogtreecommitdiff
path: root/src/include/cpu
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2014-08-14 08:35:11 -0500
committerAaron Durbin <adurbin@google.com>2014-08-15 03:44:46 +0200
commita0a3727dbbd7f3ae9f9021e0797ce2fc61d1b79e (patch)
treea0233b3d5b638eb05bf5a4d57ee64e73187da677 /src/include/cpu
parentb7f1bfcf289f218f05dfb17561a5b868eea65b92 (diff)
downloadcoreboot-a0a3727dbbd7f3ae9f9021e0797ce2fc61d1b79e.tar.xz
intel/cpu: rename car.h to romstage.h
This header has nothing to do with cache-as-ram. Therefore, 'car' is the wrong term to use. It is about providing a prototype for *romstage*. Change-Id: Ibc5bc6f3c38e74d6337c12f246846853ceae4743 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/6661 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/include/cpu')
-rw-r--r--src/include/cpu/intel/car.h7
-rw-r--r--src/include/cpu/intel/romstage.h7
2 files changed, 7 insertions, 7 deletions
diff --git a/src/include/cpu/intel/car.h b/src/include/cpu/intel/car.h
deleted file mode 100644
index dc89ffc204..0000000000
--- a/src/include/cpu/intel/car.h
+++ /dev/null
@@ -1,7 +0,0 @@
-#ifndef _CPU_INTEL_CAR_H
-#define _CPU_INTEL_CAR_H
-
-/* std signature of entry-point to romstage.c */
-void main(unsigned long bist);
-
-#endif /* _CPU_INTEL_CAR_H */
diff --git a/src/include/cpu/intel/romstage.h b/src/include/cpu/intel/romstage.h
new file mode 100644
index 0000000000..0ebb91266b
--- /dev/null
+++ b/src/include/cpu/intel/romstage.h
@@ -0,0 +1,7 @@
+#ifndef _CPU_INTEL_ROMSTAGE_H
+#define _CPU_INTEL_ROMSTAGE_H
+
+/* std signature of entry-point to romstage.c */
+void main(unsigned long bist);
+
+#endif /* _CPU_INTEL_ROMSTAGE_H */