summaryrefslogtreecommitdiff
path: root/src/include/device/dram/common.h
diff options
context:
space:
mode:
authorAndrey Petrov <anpetrov@fb.com>2019-08-01 14:18:06 -0700
committerMartin Roth <martinroth@google.com>2019-08-14 03:35:29 +0000
commit3f85edbcc554c4db704ed23bdfb1f384f5e2239e (patch)
treec475615f6ac1e05cdab1d0a58a9b8e0b97c10230 /src/include/device/dram/common.h
parentbb9506121f709f452d18d135ed163166f76e44e4 (diff)
downloadcoreboot-3f85edbcc554c4db704ed23bdfb1f384f5e2239e.tar.xz
dram: Add basic DDR4 SPD parsing
Add ability to decode basic fields of DDR4 SPDs and produce SMBIOS table 17. XMP, schemas, extended field parising is totally not yet implemented. Also, put CRC function used in DDR2, DDR3 and DDR4 ina common file. Signed-off-by: Andrey Petrov <anpetrov@fb.com> Change-Id: If3befbc55cf37e1018baa432cb2f03743b929211 Reviewed-on: https://review.coreboot.org/c/coreboot/+/34680 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-by: David Hendricks <david.hendricks@gmail.com>
Diffstat (limited to 'src/include/device/dram/common.h')
-rw-r--r--src/include/device/dram/common.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/include/device/dram/common.h b/src/include/device/dram/common.h
index b1677c8a07..4c6f02eb00 100644
--- a/src/include/device/dram/common.h
+++ b/src/include/device/dram/common.h
@@ -67,6 +67,6 @@ enum spd_status {
SPD_STATUS_INVALID_FIELD,
};
-u16 ddr3_crc16(const u8 *ptr, int n_crc);
+u16 ddr_crc16(const u8 *ptr, int n_crc);
#endif /* DEVICE_DRAM_COMMON_H */