summaryrefslogtreecommitdiff
path: root/src/include/smp/spinlock.h
diff options
context:
space:
mode:
authorZheng Bao <zheng.bao@amd.com>2010-03-16 01:42:50 +0000
committerZheng Bao <Zheng.Bao@amd.com>2010-03-16 01:42:50 +0000
commitdec279fa300243bc3c5afe039a5ff6f1fc3264de (patch)
tree5c6237726610ac9f493759c522636ca17b5cdcd7 /src/include/smp/spinlock.h
parent1088bbff4503df7e8507aae45da823268262ca8f (diff)
downloadcoreboot-dec279fa300243bc3c5afe039a5ff6f1fc3264de.tar.xz
1. Features of mahogany.
The code can run on the Mahogany board, which is one of sample boards made by AMD. Its major features are: CPU (only K8 system): * AMD AM2+ * AMD Athlon 64 x2 * AMD Athlon 64 FX * AMD Athlon 64 * AMD Sempron CPUs System Chipset: * RS780E * SB700 On Board Chipset: * BIOS - SPI * Azalia CODEC - Realtek ALC888 * LPC SuperIO - ITE8718F(GX). * LAN - REALTEK 8111C * TPM - SLB9635TT1.2 Main Memory: * DDR II * 4 (Max 4GB) Expansion Slots: * PCI Express X16 slot*2 (PCI-E X8 Bus) * PCI Express X4 Slot*1 Intersil PWM: * Controller - Intersil 6323 2. The ACPI feature is already added. I suggest that firstly we can test the board without the ACPI by setting the HAVE_ACPI_TABLE as 0. With Rev F processor, the HT link can only work in HT1, whose max frequency is 1GHz. Signed-off-by: Zheng Bao <zheng.bao@amd.com> Acked-by: Marc Jones <marcj303@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5220 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/include/smp/spinlock.h')
0 files changed, 0 insertions, 0 deletions