summaryrefslogtreecommitdiff
path: root/src/include
diff options
context:
space:
mode:
authorAlexandru Gagniuc <mr.nuke.me@gmail.com>2014-04-12 21:57:18 -0500
committerAlexandru Gagniuc <mr.nuke.me@gmail.com>2014-04-16 23:42:00 +0200
commit53072d869ad9234781b5a479dfcc9a9288723da6 (patch)
tree533bb1f9cb5b97fd8d3f22d49368b47831b464f1 /src/include
parent342ac64a5d6f5ab639fb140ae69f9b3597878cba (diff)
downloadcoreboot-53072d869ad9234781b5a479dfcc9a9288723da6.tar.xz
cpu/amd/agesa/family15tn: Add initial support for SMM mode
This is the minimal setup needed to be able to execute SMI handlers. Only support for ASEG handlers is added, which should be sufficient for Trinity (up to 4 cores). There are a few hacks which need to be introduced in generic code in order to make this work properly, but these hacks are self-contained. They are a not a result of any special needs of this CPU, but rather from a poorly designed infrastructure. Comments are added to explain how such code could be refactored in the future. Change-Id: Iefd4ae17cf0206cae8848cadba3a12cbe3b2f8b6 Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-on: http://review.coreboot.org/5493 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@gmail.com>
Diffstat (limited to 'src/include')
-rw-r--r--src/include/cpu/amd/amdfam15.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/include/cpu/amd/amdfam15.h b/src/include/cpu/amd/amdfam15.h
index 0c2cf7bde7..67e7cee5df 100644
--- a/src/include/cpu/amd/amdfam15.h
+++ b/src/include/cpu/amd/amdfam15.h
@@ -23,6 +23,8 @@
#include <cpu/x86/msr.h>
#define MCI_STATUS 0x00000401
+#define MSR_SMM_BASE 0xC0010111
+#define MSR_SMM_MASK 0xC0010113
#define HWCR_MSR 0xC0010015
#define NB_CFG_MSR 0xC001001f