summaryrefslogtreecommitdiff
path: root/src/include
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-11-25 12:02:00 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-04-05 15:01:25 +0200
commitdf7ff31c5985d9c8e37c9f780c02c61e652181c0 (patch)
tree4c5cd7b2c6ee1eba6c6279b54c94f2bc5cf136fd /src/include
parent13cf13587192ff82fbb3d060fe49fc677464c83b (diff)
downloadcoreboot-df7ff31c5985d9c8e37c9f780c02c61e652181c0.tar.xz
AGESA: Move romstage main entry under cpu
As we now apply asmlinkage attributes to romstage_main() entry, also x86_64 passes parameters on the stack. Change-Id: If9938dbbe9a164c9c1029431499b51ffccb459c1 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/18624 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/include')
-rw-r--r--src/include/cpu/amd/car.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/include/cpu/amd/car.h b/src/include/cpu/amd/car.h
index 7fd83f14ef..11fb8ae07b 100644
--- a/src/include/cpu/amd/car.h
+++ b/src/include/cpu/amd/car.h
@@ -18,4 +18,6 @@ void disable_cache_as_ram(void);
void asmlinkage early_all_cores(void);
+void * asmlinkage romstage_main(unsigned long bist);
+
#endif