summaryrefslogtreecommitdiff
path: root/src/include
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-05-23 15:07:49 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-29 20:18:43 +0000
commit56e2d7d21aeffb75af34606bc034ee4fed560775 (patch)
treed6c6ee8c465effb41697da412acaac4929adca60 /src/include
parent73ac12196c61c8d0c21a54dfa87b858662d6859a (diff)
downloadcoreboot-56e2d7d21aeffb75af34606bc034ee4fed560775.tar.xz
soc/intel/skylake: Use common cpu/intel/car romstage code
Setting up the console and entering postcar can be done in a common place. Change-Id: I8a8db0fcb4f0fbbb121a8195a8a8b6644c28db07 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32962 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include')
0 files changed, 0 insertions, 0 deletions