summaryrefslogtreecommitdiff
path: root/src/lib
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-27 16:15:02 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-07-15 12:18:54 +0200
commitbce9bbdfd4e645e837c53085846da7c99cef455e (patch)
treed481f16093c82300a2e005311ab6744b6eb55547 /src/lib
parenta2a7e981d68b4cd6bf390a900b5356f058650874 (diff)
downloadcoreboot-bce9bbdfd4e645e837c53085846da7c99cef455e.tar.xz
AGESA: Use common romstage ram stack
Change-Id: Ie120360fa79aa0f6f6d82606838404bb0b0d9681 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15466 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/lib')
-rw-r--r--src/lib/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/lib/Makefile.inc b/src/lib/Makefile.inc
index 5a8f77f844..1850341992 100644
--- a/src/lib/Makefile.inc
+++ b/src/lib/Makefile.inc
@@ -81,6 +81,7 @@ ramstage-$(CONFIG_PRIMITIVE_MEMTEST) += primitive_memtest.c
romstage-$(CONFIG_CACHE_AS_RAM) += ramtest.c
romstage-$(CONFIG_GENERIC_GPIO_LIB) += gpio.c
romstage-y += romstage_stack.c
+ramstage-y += romstage_stack.c
romstage-y += stack.c
ramstage-y += rtc.c