diff options
| author | Paul Menzel <paulepanter@users.sourceforge.net> | 2016-12-29 22:54:02 +0100 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2017-01-04 00:27:51 +0100 |
| commit | 6c20b65849aeda664cc40ebc0f0bab2e99768423 (patch) | |
| tree | e09bf7dbb67b69d46cb36444a7dc08e923053e5b /src/mainboard/advansus/a785e-i/romstage.c | |
| parent | 68fdb785b2183cfa3312266b4a800174ba2d64e5 (diff) | |
| download | coreboot-6c20b65849aeda664cc40ebc0f0bab2e99768423.tar.xz | |
intel/i945 boards: Add romstage time stamps
Currently, some Intel 945 boards miss some or all of the time stamps
*1:start of rom stage*, *2:before ram initialization*, and *3:after ram
initialization*, so add them.
Use the same formatting as used for the board Lenovo X60, which already
has code for all the time stamps.
Change-Id: Ie25747d02fadd74b7d7b7cab234a7a88b2cc0c42
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-on: https://review.coreboot.org/17993
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/mainboard/advansus/a785e-i/romstage.c')
0 files changed, 0 insertions, 0 deletions