summaryrefslogtreecommitdiff
path: root/src/mainboard/advansus/a785e-i
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-02-03 13:07:59 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-02-06 11:17:41 +0100
commit9a3acf6900e9ab22743f75a2a4ee4623e257f165 (patch)
tree5a12a18ab10f743f0f2b28cb06dbc3d0cdd0dd9e /src/mainboard/advansus/a785e-i
parente2f4c2a72f99c5069d4653bcb4c0589c44641268 (diff)
downloadcoreboot-9a3acf6900e9ab22743f75a2a4ee4623e257f165.tar.xz
console: Drop extra uart_init()
This call is already in console_init(). Change-Id: Ie0cb3595af514e37efac5ac5d474f52ba551bf22 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/5140 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'src/mainboard/advansus/a785e-i')
-rw-r--r--src/mainboard/advansus/a785e-i/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/advansus/a785e-i/romstage.c b/src/mainboard/advansus/a785e-i/romstage.c
index c1366d52d4..490d1465e4 100644
--- a/src/mainboard/advansus/a785e-i/romstage.c
+++ b/src/mainboard/advansus/a785e-i/romstage.c
@@ -102,7 +102,6 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
w83627hf_set_clksel_48(PNP_DEV(0x2e, 0));
w83627hf_enable_serial(0, CONFIG_TTYS0_BASE);
- uart_init();
console_init();
printk(BIOS_DEBUG, "\n");