summaryrefslogtreecommitdiff
path: root/src/mainboard/advantech/pcm-5820
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2009-10-07 14:36:16 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2009-10-07 14:36:16 +0000
commit31f81a6de1515df2eebcf6e1b1afd545fc7a2714 (patch)
tree3ab6e3da26b92933db7a5625c5df46845270415e /src/mainboard/advantech/pcm-5820
parentfdfaada706037287c74e2541a6151f16d93b9be1 (diff)
downloadcoreboot-31f81a6de1515df2eebcf6e1b1afd545fc7a2714.tar.xz
Enable full ROM access on AMD CS5530(A) (needed for CBFS).
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Patrick Georgi <patrick.georgi@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4731 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/advantech/pcm-5820')
-rw-r--r--src/mainboard/advantech/pcm-5820/auto.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/advantech/pcm-5820/auto.c b/src/mainboard/advantech/pcm-5820/auto.c
index 1b3e96821a..6b09dddcf8 100644
--- a/src/mainboard/advantech/pcm-5820/auto.c
+++ b/src/mainboard/advantech/pcm-5820/auto.c
@@ -31,6 +31,7 @@
#include "northbridge/amd/gx1/raminit.c"
#include "cpu/x86/bist.h"
#include "superio/winbond/w83977f/w83977f_early_serial.c"
+#include "southbridge/amd/cs5530/cs5530_enable_rom.c"
#define SERIAL_DEV PNP_DEV(0x3f0, W83977F_SP1)
@@ -40,6 +41,7 @@ static void main(unsigned long bist)
uart_init();
console_init();
report_bist_failure(bist);
+ cs5530_enable_rom();
sdram_init();
/* ram_check(0, 640 * 1024); */
}