diff options
author | Kerry She <kerry.she@amd.com> | 2011-01-04 06:15:46 +0000 |
---|---|---|
committer | Kerry She <Kerry.She@amd.com> | 2011-01-04 06:15:46 +0000 |
commit | 7917f430b2e2cffc806ccdac6df35d265853a687 (patch) | |
tree | e3c1786e2bfdd35ebec0333e7a977ece33afdc73 /src/mainboard/amd/bimini_fam10 | |
parent | e92596503425b0c7e9a62fcacd55a30803d5215d (diff) | |
download | coreboot-7917f430b2e2cffc806ccdac6df35d265853a687.tar.xz |
Trivial: use the IO_APIC_ADDR constant defined in ioapic.h, and spell check
Signed-off-by: Kerry She <kerry.she@amd.com>
Acked-by: Kerry She <kerry.she@amd.com>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6238 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/amd/bimini_fam10')
-rw-r--r-- | src/mainboard/amd/bimini_fam10/acpi_tables.c | 3 | ||||
-rw-r--r-- | src/mainboard/amd/bimini_fam10/devicetree.cb | 2 |
2 files changed, 2 insertions, 3 deletions
diff --git a/src/mainboard/amd/bimini_fam10/acpi_tables.c b/src/mainboard/amd/bimini_fam10/acpi_tables.c index 9b1ab3f4e5..a5422ffd6c 100644 --- a/src/mainboard/amd/bimini_fam10/acpi_tables.c +++ b/src/mainboard/amd/bimini_fam10/acpi_tables.c @@ -20,6 +20,7 @@ #include <console/console.h> #include <string.h> #include <arch/acpi.h> +#include <arch/ioapic.h> #include <device/pci.h> #include <device/pci_ids.h> #include <cpu/x86/msr.h> @@ -56,8 +57,6 @@ extern const unsigned char AmlCode_ssdt4[]; extern const unsigned char AmlCode_ssdt5[]; #endif -#define IO_APIC_ADDR 0xfec00000UL - unsigned long acpi_fill_mcfg(unsigned long current) { /* Just a dummy */ diff --git a/src/mainboard/amd/bimini_fam10/devicetree.cb b/src/mainboard/amd/bimini_fam10/devicetree.cb index 3850eaff12..dc611a6051 100644 --- a/src/mainboard/amd/bimini_fam10/devicetree.cb +++ b/src/mainboard/amd/bimini_fam10/devicetree.cb @@ -31,7 +31,7 @@ chip northbridge/amd/amdfam10/root_complex register "gfx_reconfiguration" = "1" register "gfx_link_width" = "0" end - chip southbridge/amd/cimx_wrapper/sb800 # it is under NB/SB Link, but on the same pri bus + chip southbridge/amd/cimx_wrapper/sb800 # it is under NB/SB Link, but on the same pci bus device pci 11.0 on end # SATA device pci 12.0 on end # USB device pci 12.2 on end # USB |