summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/inagua
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-11-13 10:03:31 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-11-19 08:17:06 +0000
commit0ce41f1a116a816e774ebbd1130d27d7ee70e7e9 (patch)
tree983a793e01bbf09ed1e9c74534d4b78f9d3f2866 /src/mainboard/amd/inagua
parent16f9bf83e00c786275d3fcc9d512d145ef6c93c9 (diff)
downloadcoreboot-0ce41f1a116a816e774ebbd1130d27d7ee70e7e9.tar.xz
src: Add required space after "switch"
Change-Id: I85cf93e30606bc7838852bd300a369e79370629a Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/29623 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard/amd/inagua')
-rw-r--r--src/mainboard/amd/inagua/BiosCallOuts.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/amd/inagua/BiosCallOuts.c b/src/mainboard/amd/inagua/BiosCallOuts.c
index c995cff5c8..b6267a69bb 100644
--- a/src/mainboard/amd/inagua/BiosCallOuts.c
+++ b/src/mainboard/amd/inagua/BiosCallOuts.c
@@ -91,7 +91,7 @@ static AGESA_STATUS board_BeforeDramInit (UINT32 Func, UINTN Data, VOID *ConfigP
TempData8 |= Data8;
Write64Mem8(GpioMmioAddr+SB_GPIO_REG179, TempData8);
- switch(MemData->ParameterListPtr->DDR3Voltage){
+ switch (MemData->ParameterListPtr->DDR3Voltage) {
case VOLT1_35:
Data8 = Read64Mem8 (GpioMmioAddr+SB_GPIO_REG178);
Data8 &= ~(UINT8)BIT6;