summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/quartet/failover.c
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@openbios.org>2003-07-17 22:53:27 +0000
committerStefan Reinauer <stepan@openbios.org>2003-07-17 22:53:27 +0000
commitf3961e0491ae72fa53395a00ebcfa19c5ceea9c7 (patch)
tree4fb7a739b85977ca3e50943065d650d5198464c4 /src/mainboard/amd/quartet/failover.c
parent438a3e423e66e563474828901c2aa93f5131c9ff (diff)
downloadcoreboot-f3961e0491ae72fa53395a00ebcfa19c5ceea9c7.tar.xz
add AMD Quartet target
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@980 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/amd/quartet/failover.c')
-rw-r--r--src/mainboard/amd/quartet/failover.c23
1 files changed, 23 insertions, 0 deletions
diff --git a/src/mainboard/amd/quartet/failover.c b/src/mainboard/amd/quartet/failover.c
new file mode 100644
index 0000000000..017b03862f
--- /dev/null
+++ b/src/mainboard/amd/quartet/failover.c
@@ -0,0 +1,23 @@
+#define ASSEMBLY 1
+#include <stdint.h>
+#include <device/pci_def.h>
+#include <device/pci_ids.h>
+#include "arch/romcc_io.h"
+#include "pc80/mc146818rtc_early.c"
+#include "southbridge/amd/amd8111/amd8111_enable_rom.c"
+#include "northbridge/amd/amdk8/early_ht.c"
+
+static void main(void)
+{
+ /* Nothing special needs to be done to find bus 0 */
+ /* Allow the HT devices to be found */
+ enumerate_ht_chain();
+
+ /* Setup the 8111 */
+ amd8111_enable_rom();
+
+ if (do_normal_boot()) {
+ /* Jump to the normal image */
+ asm("jmp __normal_image");
+ }
+}