summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/serengeti_cheetah
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2013-12-23 09:55:33 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2013-12-30 07:20:38 +0100
commitea8d4607ce496b48fe5946ec309663261558f634 (patch)
tree745c4a3fe58364cc469d305cffce25ff171de185 /src/mainboard/amd/serengeti_cheetah
parent5c62375222997d62a796a521b9c8af521882dbe2 (diff)
downloadcoreboot-ea8d4607ce496b48fe5946ec309663261558f634.tar.xz
AMD K8 (rev F): Move rev F0/F1 workaround to header
Place this in header so it works also when raminit_f.c and raminit_f_dqs.c are not #included in romstage.c build. The workaround remains to be disabled for all boards. Change-Id: Iff0271ceb21ee1e28a1a31d6bbdb97e29d76461e Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/4568 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/amd/serengeti_cheetah')
-rw-r--r--src/mainboard/amd/serengeti_cheetah/romstage.c4
1 files changed, 0 insertions, 4 deletions
diff --git a/src/mainboard/amd/serengeti_cheetah/romstage.c b/src/mainboard/amd/serengeti_cheetah/romstage.c
index f8c3aec66b..b103389c63 100644
--- a/src/mainboard/amd/serengeti_cheetah/romstage.c
+++ b/src/mainboard/amd/serengeti_cheetah/romstage.c
@@ -1,7 +1,3 @@
-#if CONFIG_K8_REV_F_SUPPORT
-#define K8_REV_F_SUPPORT_F0_F1_WORKAROUND 0
-#endif
-
#include <stdint.h>
#include <string.h>
#include <device/pci_def.h>