summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/tilapia_fam10
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2017-07-13 13:38:17 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-08-22 20:24:38 +0000
commit90e07b460cffb4fbfee336a2b614cb8d08e4bfaa (patch)
tree65008aab02605965c161712f1a886575256b2286 /src/mainboard/amd/tilapia_fam10
parentb98391c0ee3d9d95b3c256e3ce170ff52b98b2c4 (diff)
downloadcoreboot-90e07b460cffb4fbfee336a2b614cb8d08e4bfaa.tar.xz
AMD K8 fam10-15: Consolidate post_cache_as_ram call
Change-Id: I5e7890aafbc8c80716ee49690e306482a482a863 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/20573 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Tested-by: Raptor Engineering Automated Test Stand <noreply@raptorengineeringinc.com>
Diffstat (limited to 'src/mainboard/amd/tilapia_fam10')
-rw-r--r--src/mainboard/amd/tilapia_fam10/romstage.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/amd/tilapia_fam10/romstage.c b/src/mainboard/amd/tilapia_fam10/romstage.c
index 92fee4562c..48684d97a0 100644
--- a/src/mainboard/amd/tilapia_fam10/romstage.c
+++ b/src/mainboard/amd/tilapia_fam10/romstage.c
@@ -205,8 +205,6 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
sb7xx_51xx_before_pci_init();
post_code(0x42);
- post_cache_as_ram(); /* BSP switch stack to ram, copy then execute LB. */
- post_code(0x43); /* Should never see this post code. */
}
/**