summaryrefslogtreecommitdiff
path: root/src/mainboard/asrock
diff options
context:
space:
mode:
authorPaul Menzel <paulepanter@users.sourceforge.net>2013-01-30 14:01:42 +0100
committerPeter Stuge <peter@stuge.se>2013-01-30 15:31:03 +0100
commit7d3c7f1089f6861de8173cde6c0b481260b08a4f (patch)
treec2d74496436d5932e084515aef210208174aca85 /src/mainboard/asrock
parent5a9f45c757b48235d86018bee2d20f9e35d7e1d7 (diff)
downloadcoreboot-7d3c7f1089f6861de8173cde6c0b481260b08a4f.tar.xz
ASRock E350M1: Remove unused variable `reg8` from `romstage.c`
[…] CC romstage.inc src/mainboard/asrock/e350m1/romstage.c: In function 'cache_as_ram_main': src/mainboard/asrock/e350m1/romstage.c:48:5: warning: unused variable 'reg8' [-Wunused-variable] This change was already done for AMD Persimmon in the following commit. commit d7a696d0f229abccc95ff411f28d91b9b796ab74 Author: efdesign98 <efdesign98@gmail.com> Date: Thu Sep 15 15:24:26 2011 -0600 Persimmon updates for AMD F14 rev C0 Change-Id: I8f1ae1a609b87b197583934f0556f66b64e6994d Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-on: http://review.coreboot.org/2230 Tested-by: build bot (Jenkins) Reviewed-by: Peter Stuge <peter@stuge.se>
Diffstat (limited to 'src/mainboard/asrock')
-rw-r--r--src/mainboard/asrock/e350m1/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/asrock/e350m1/romstage.c b/src/mainboard/asrock/e350m1/romstage.c
index a8aeabd87f..d33c2bcac1 100644
--- a/src/mainboard/asrock/e350m1/romstage.c
+++ b/src/mainboard/asrock/e350m1/romstage.c
@@ -45,7 +45,6 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx);
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
{
u32 val;
- u8 reg8;
/*
* All cores: allow caching of flash chip code and data