mainboards: Add support for the Asus KFSN4-DRE series of motherboards

Status:
Tested with KFSN4-DRE PCB v1.04G
Booted Ubuntu Linux 14.04 and all onboard peripherals appear to work.
Dual Opteron 8347 CPUs tested with 8GB RAM (4GB per bank).
Dual Opteron 8356 CPUs tested with 1GB RAM in slot A1.
AMD PowerNow! functions correctly via ACPI.
Video, network, USB, SATA, and serial have received thorough testing.
Tested with KFSN4-DRE PCB v1.05G
Single Opteron 2419 CPU tested with 1GB RAM in slot A1.
Booted to PXE configuration menu; not tested further.

Known issues:
RAM initialization is a bit flaky with multiple high-density modules;
this could be a generic MCT training issue but is probably bad hardware.
The XGI Volari option ROM crashes SeaBIOS v1.7.5, but the video device
works after Linux boots and initializes the device.
Suspend/resume functions at the S1 level but sometimes hangs on resume.
Wake on LAN can be flaky; the strap(s) needed to have WoL work on power
application were not physically installed by ASUS so the board needs to
boot at least once after power application before it will work.

Change-Id: I0709f822eea8ed877f55db9443143028a5400472
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: http://review.coreboot.org/8270
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Tested-by: build bot (Jenkins)

1 files changed, 156 insertions, 0 deletions

diff --git a/src/mainboard/asus/kfsn4-dre/mptable.c b/src/mainboard/asus/kfsn4-dre/mptable.c
new file mode 100644
index 0000000000..46ae594081
--- /dev/null
+++ b/src/mainboard/asus/kfsn4-dre/mptable.c
@@ -0,0 +1,156 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2015 Timothy Pearson <tpearson@raptorengineeringinc.com>, Raptor Engineering
+ * Copyright (C) 2007 AMD
+ * (Written by Yinghai Lu <yinghailu@amd.com> for AMD)
+ * Copyright (C) 2007 Philipp Degler <pdegler@rumms.uni-mannheim.de>
+ * (Thanks to LSRA University of Mannheim for their support)
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+// WARNING
+// These tables are INCOMPLETE for this mainboard!
+// The ACPI tables are correct; a backport to these MP tables is needed...
+
+#include <console/console.h>
+#include <arch/smp/mpspec.h>
+#include <device/pci.h>
+#include <string.h>
+#include <stdint.h>
+#include <cpu/amd/amdfam10_sysconf.h>
+
+extern unsigned char bus_ck804[6];
+extern unsigned apicid_ck804;
+
+static void *smp_write_config_table(void *v)
+{
+	struct mp_config_table *mc;
+	unsigned sbdn;
+	int bus_isa;
+
+	mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
+
+	mptable_init(mc, LOCAL_APIC_ADDR);
+
+	smp_write_processors(mc);
+
+	get_bus_conf();
+	sbdn = sysconf.sbdn;
+
+	mptable_write_buses(mc, NULL, &bus_isa);
+
+	/* I/O APICs:	APIC ID	Version	State		Address */
+	{
+		device_t dev;
+		struct resource *res;
+
+		dev = dev_find_slot(bus_ck804[0], PCI_DEVFN(sbdn + 0x1, 0));
+		if (dev) {
+			res = find_resource(dev, PCI_BASE_ADDRESS_1);
+			if (res) {
+				smp_write_ioapic(mc, apicid_ck804, 0x11, res->base);
+			}
+
+			/* Initialize interrupt mapping. */
+
+			/*
+				LPC bridge PCI config registers:
+
+				0x7c:0x0000ffff
+				- bitmap of masked pci irqs?
+				- PIRQ[ABCD] possibly?
+
+				0x7c:0x00f00000
+				- sata at f8 - port 1
+
+				0x7c:0x0f000000
+				- sata at f7 - port 1
+
+				0x80:0xf0000000
+				- sata at f7 - port 0
+
+				0x80:0x0f000000
+				- sata at f8 - port 0
+
+				0x80:0x0000f000
+				- EHCI
+
+				0x84:0x00000f00
+				- NIC
+
+				0x84:0x0000000f
+				- OHCI
+
+				known values of nibbles:
+
+				0 - unrouted?
+				1 - irq 23
+				8 - irq 20
+				c - irq 12
+				d - irq 21
+				e - irq 14
+				f - irq 15
+			*/
+
+			// Enable interrupts for commonly used devices (USB, SATA, etc.)
+			pci_write_config32(dev, 0x7c, 0x0d800018);
+			pci_write_config32(dev, 0x80, 0xd8002009);
+			pci_write_config32(dev, 0x84, 0x00000001);
+		}
+	}
+
+	mptable_add_isa_interrupts(mc, bus_isa, apicid_ck804, 0);
+
+	// Onboard ck804 smbus
+	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW,
+			 bus_ck804[0], ((sbdn + 1) << 2) | 1, apicid_ck804,
+			 0xa);
+
+	// Onboard ck804 USB 1.1
+	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW,
+			 bus_ck804[0], ((sbdn + 2) << 2) | 0, apicid_ck804,
+			 0x15);
+
+	// Onboard ck804 USB 2
+	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW,
+			 bus_ck804[0], ((sbdn + 2) << 2) | 1, apicid_ck804,
+			 0x14);
+
+	// Onboard ck804 SATA 0
+	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW,
+			 bus_ck804[0], ((sbdn + 7) << 2) | 0, apicid_ck804,
+			 0x17);
+
+	// Onboard ck804 SATA 1
+	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW,
+			 bus_ck804[0], ((sbdn + 8) << 2) | 0, apicid_ck804,
+			 0x16);
+
+	/* Local Ints: Type Polarity    Trigger	Bus ID	 IRQ	APIC ID	PIN# */
+	mptable_lintsrc(mc, bus_ck804[0]);
+
+	/* There is no extension information... */
+
+	/* Compute the checksums. */
+	return mptable_finalize(mc);
+}
+
+unsigned long write_smp_table(unsigned long addr)
+{
+	void *v = smp_write_floating_table(addr, 0);
+	return (unsigned long)smp_write_config_table(v);
+}