diff options
author | Timothy Pearson <tpearson@raptorengineeringinc.com> | 2015-10-31 15:00:23 -0500 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2015-10-31 21:29:40 +0100 |
commit | 74b13a56166649967a3e9ab0e4ea5c68b518c6b2 (patch) | |
tree | a0796b1733ad558f9add1e5a7a4295d8275a7424 /src/mainboard/asus/kfsn4-dre_k8/Kconfig | |
parent | ab355750fc444315bfecf4be2195a98eceaeacef (diff) | |
download | coreboot-74b13a56166649967a3e9ab0e4ea5c68b518c6b2.tar.xz |
mainboard/asus/kfsn4-dre_k8: Fix broken dual CPU package support
The existing KFSN4-DRE support hung during ramstage while initializing
AP #3 if a second CPU package was installed. After analyzing the
Sun Ultra 40 M2 support code it became apparent that the K8 code
cannot function correctly if sequential RAM training is disabled,
and that there were a few other missing calls. This patch adds
the missing calls, adjust the CAR space to an appropriate level, and
explicitly defines the link numbers and connections in devicetree.cb
TEST: Booted ASUS KFSN4-DRE with 2x Opteron 8222 installed.
Change-Id: I96178b7367b0c13de5c9d5d90d032fb0c53639c2
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: http://review.coreboot.org/12285
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/mainboard/asus/kfsn4-dre_k8/Kconfig')
-rw-r--r-- | src/mainboard/asus/kfsn4-dre_k8/Kconfig | 9 |
1 files changed, 5 insertions, 4 deletions
diff --git a/src/mainboard/asus/kfsn4-dre_k8/Kconfig b/src/mainboard/asus/kfsn4-dre_k8/Kconfig index bb05e9569c..39d530bfb0 100644 --- a/src/mainboard/asus/kfsn4-dre_k8/Kconfig +++ b/src/mainboard/asus/kfsn4-dre_k8/Kconfig @@ -9,6 +9,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy select NORTHBRIDGE_AMD_AMDK8 select SOUTHBRIDGE_NVIDIA_CK804 select SUPERIO_WINBOND_W83627THG + select PARALLEL_CPU_INIT select HAVE_HARD_RESET select HAVE_OPTION_TABLE select HAVE_CMOS_DEFAULT @@ -35,15 +36,15 @@ config BOOTBLOCK_MAINBOARD_INIT config DCACHE_RAM_BASE hex - default 0xcf000 + default 0xc8000 config DCACHE_RAM_SIZE hex - default 0x01000 + default 0x08000 config APIC_ID_OFFSET hex - default 0 + default 0x10 config MAINBOARD_PART_NUMBER string @@ -63,7 +64,7 @@ config MAX_PHYSICAL_CPUS config MEM_TRAIN_SEQ int - default 0 + default 1 config HT_CHAIN_UNITID_BASE hex |