summaryrefslogtreecommitdiff
path: root/src/mainboard/avalue/eax-785e
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2013-06-17 01:09:07 +0300
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-06-17 21:49:33 +0200
commitd715105d30c2b37a63d783eda45166505b483e7d (patch)
treedd65b638e04d4b99634515aff4c52d42720ab472 /src/mainboard/avalue/eax-785e
parent397ca6176c70f5d8c1db7cdcb0b3dedaa74c3cbd (diff)
downloadcoreboot-d715105d30c2b37a63d783eda45166505b483e7d.tar.xz
AMD: Use same sourcecode for reset in romstage as ramstage
Confusingly, romstage compiled in different copy of soft_reset() than ramstage. Use source in reset.c for both. Change-Id: I2e4b6d1b89c859c7cf5d9e9c8f7748b43d369775 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/3487 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/mainboard/avalue/eax-785e')
-rw-r--r--src/mainboard/avalue/eax-785e/Makefile.inc3
-rw-r--r--src/mainboard/avalue/eax-785e/romstage.c8
2 files changed, 1 insertions, 10 deletions
diff --git a/src/mainboard/avalue/eax-785e/Makefile.inc b/src/mainboard/avalue/eax-785e/Makefile.inc
index d69a9bf869..d7290afedd 100644
--- a/src/mainboard/avalue/eax-785e/Makefile.inc
+++ b/src/mainboard/avalue/eax-785e/Makefile.inc
@@ -1,5 +1,4 @@
-#romstage-y += reset.c #FIXME romstage have include test_rest.c
-
+romstage-y += reset.c
ramstage-y += reset.c
#SB800 CIMx share AGESA V5 lib code
diff --git a/src/mainboard/avalue/eax-785e/romstage.c b/src/mainboard/avalue/eax-785e/romstage.c
index d4704e8029..5af67f706f 100644
--- a/src/mainboard/avalue/eax-785e/romstage.c
+++ b/src/mainboard/avalue/eax-785e/romstage.c
@@ -72,15 +72,7 @@ static int spd_read_byte(u32 device, u32 address)
#include "cpu/amd/model_10xxx/init_cpus.c"
#include "northbridge/amd/amdfam10/early_ht.c"
#include "spd.h"
-
#include <reset.h>
-void soft_reset(void)
-{
- set_bios_reset();
- /* link reset */
- outb(0x06, 0x0cf9);
-}
-
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
{