diff options
| author | Lin Huang <hl@rock-chips.com> | 2016-03-19 22:44:39 +0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2016-05-09 08:42:04 +0200 |
| commit | fe7aa2096dcc1f83eb27a4a20b4b56f0bccff043 (patch) | |
| tree | 055aa7a228ef53cc548552e6867bdbc1bba9eeb2 /src/mainboard/azza | |
| parent | ce60d5a1398d62fa357f4daed3d5d5f4bdfae67e (diff) | |
| download | coreboot-fe7aa2096dcc1f83eb27a4a20b4b56f0bccff043.tar.xz | |
rockchip: rk3399: enable mmu
This patch initialize MMU and config mmu ranges for rk3399.
During the bootblock phase, mark the max dram size supported(4GiB)
as device memory because the mmio space start at 0xF8000000, and
_sram as secure memory.
After ddr setup in romstage, remark whole dram as cached memory
except the _dma_coherent range.
BRANCH=none
BUG=chrome-os-partner:51537
TEST=emerge-kevin coreboot
Change-Id: I0cd4abb8c30b73d87d8ba6f964edd42bdf4813fb
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: fc22ab0c16d8107c217db1629286d5ff1c4bc5b3
Original-Change-Id: I66bfde396036d7a66b29517937a28f0767635066
Original-Signed-off-by: Lin Huang <hl@rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/332387
Original-Commit-Ready: Vadim Bendebury <vbendeb@chromium.org>
Original-Tested-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Reviewed-by: Vadim Bendebury <vbendeb@chromium.org>
Reviewed-on: https://review.coreboot.org/14708
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/azza')
0 files changed, 0 insertions, 0 deletions