diff options
| author | Michael Niewöhner <foss@mniewoehner.de> | 2021-04-10 22:51:15 +0200 |
|---|---|---|
| committer | Michael Niewöhner <foss@mniewoehner.de> | 2021-04-12 16:52:19 +0000 |
| commit | c5f1dc96bf0b18245d7986463ae56958c44d24f2 (patch) | |
| tree | ed6b20f2b323d3ff835812aa98bf9450b177c4ec /src/mainboard/clevo | |
| parent | c1ec940eba11d279912b24377a7cf8ab4b264aaa (diff) | |
| download | coreboot-c5f1dc96bf0b18245d7986463ae56958c44d24f2.tar.xz | |
mb/*: drop LPC generic range for port 80
Port 80 (actually 0x80-0x8f) is a fixed I/O range and thus does not have
to be set up as generic range. Drop the entries from the devicetrees.
Change-Id: I8a54d3c35a321a2d57bd846662f7339eff53e5a8
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52237
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/mainboard/clevo')
| -rw-r--r-- | src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb b/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb index 29f57bd643..0a0cdf43a1 100644 --- a/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb +++ b/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb @@ -114,8 +114,7 @@ chip soc/intel/skylake device pci 1f.0 on # LPC Interface register "gen1_dec" = "0x000c0681" register "gen2_dec" = "0x000c1641" - register "gen3_dec" = "0x000c0081" - register "gen4_dec" = "0x00040069" + register "gen3_dec" = "0x00040069" register "serirq_mode" = "SERIRQ_CONTINUOUS" chip drivers/pc80/tpm device pnp 0c31.0 on end |