diff options
author | Shelley Chen <shchen@google.com> | 2019-02-11 13:06:10 -0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2019-03-14 11:27:58 +0000 |
commit | 2ee720ca45ea6dbdfe24893bba7a47248387ba2f (patch) | |
tree | 19c54e521fa9c2177aecf577ff3e79206027caca /src/mainboard/emulation/qemu-q35 | |
parent | fa861eea3057bbbf067c7361c35721a2681a036e (diff) | |
download | coreboot-2ee720ca45ea6dbdfe24893bba7a47248387ba2f.tar.xz |
mb/google/hatch: Use MEM_CH_SEL to indicate single_channel sku
MEM_CH_SEL is used to indicate whether we are on a single or dual
channel device, where MEM_CH_SEL = 1 for single channel skus and
MEM_CH_SEL = 0 for dual channel skus. Initialize single_channel field
(from GPP_F2), which will in turn initialize MemorySpdPtr pointers in
cannonlake soc code. In the first build, we did not use GPP_F2, so we
need to add an internal pulldown as those early devices were all dual
channel devices.
BUG=b:123062346, b:122959294
BRANCH=None
TEST=Boot into current boards and ensure that we have 2 channels as expected
Also, verify that GPP_F2 is set to 0.
Change-Id: I89d022793580be603a93d0b177d73ce968529b5c
Signed-off-by: Shelley Chen <shchen@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/31358
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/emulation/qemu-q35')
0 files changed, 0 insertions, 0 deletions