diff options
author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2019-03-01 13:43:02 +0200 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2019-03-01 20:32:15 +0000 |
commit | f1b58b78351d7ed220673e688a2f7bc9e96da4e2 (patch) | |
tree | d8aae223f0e426f189cb4750b972a31e09d46b88 /src/mainboard/foxconn | |
parent | 44e89af6e609874f2f18d30f1e66dce8b5a98eff (diff) | |
download | coreboot-f1b58b78351d7ed220673e688a2f7bc9e96da4e2.tar.xz |
device/pci: Fix PCI accessor headers
PCI config accessors are no longer indirectly included
from <arch/io.h> use <device/pci_ops.h> instead.
Change-Id: I2adf46430a33bc52ef69d1bf7dca4655fc8475bd
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/31675
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/mainboard/foxconn')
-rw-r--r-- | src/mainboard/foxconn/d41s/romstage.c | 1 | ||||
-rw-r--r-- | src/mainboard/foxconn/g41s-k/romstage.c | 1 |
2 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/foxconn/d41s/romstage.c b/src/mainboard/foxconn/d41s/romstage.c index c88123b1ce..fefc5f9884 100644 --- a/src/mainboard/foxconn/d41s/romstage.c +++ b/src/mainboard/foxconn/d41s/romstage.c @@ -16,6 +16,7 @@ */ #include <arch/io.h> +#include <device/pci_ops.h> #include <southbridge/intel/i82801gx/i82801gx.h> #include <northbridge/intel/pineview/pineview.h> #include <superio/ite/common/ite.h> diff --git a/src/mainboard/foxconn/g41s-k/romstage.c b/src/mainboard/foxconn/g41s-k/romstage.c index 7c1402ac44..e6301df33f 100644 --- a/src/mainboard/foxconn/g41s-k/romstage.c +++ b/src/mainboard/foxconn/g41s-k/romstage.c @@ -18,6 +18,7 @@ #include <cpu/x86/bist.h> #include <cpu/intel/romstage.h> +#include <device/pci_ops.h> #include <northbridge/intel/x4x/iomap.h> #include <northbridge/intel/x4x/x4x.h> #include <southbridge/intel/common/gpio.h> |