diff options
author | Patrick Georgi <patrick.georgi@coresystems.de> | 2009-10-07 14:13:36 +0000 |
---|---|---|
committer | Patrick Georgi <patrick.georgi@coresystems.de> | 2009-10-07 14:13:36 +0000 |
commit | fdfaada706037287c74e2541a6151f16d93b9be1 (patch) | |
tree | 7d53238e40f3d15c204b8007a6afc56299b34139 /src/mainboard/gigabyte/ga_2761gxdk | |
parent | 99950c2192c93cdb19a5c49be09f8cba63ccf383 (diff) | |
download | coreboot-fdfaada706037287c74e2541a6151f16d93b9be1.tar.xz |
More boards in kconfig, and moved -O2 flag for romcc into
ROMCCFLAGS, so boards can override it where necessary.
Signed-off-by: Patrick Georgi <patrick.georgi@coresystems.de>
Acked-by: Myles Watson <mylesgw@gmail.com>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4730 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/gigabyte/ga_2761gxdk')
-rw-r--r-- | src/mainboard/gigabyte/ga_2761gxdk/Kconfig | 148 | ||||
-rw-r--r-- | src/mainboard/gigabyte/ga_2761gxdk/Makefile.inc | 57 |
2 files changed, 205 insertions, 0 deletions
diff --git a/src/mainboard/gigabyte/ga_2761gxdk/Kconfig b/src/mainboard/gigabyte/ga_2761gxdk/Kconfig new file mode 100644 index 0000000000..a0f601bb0a --- /dev/null +++ b/src/mainboard/gigabyte/ga_2761gxdk/Kconfig @@ -0,0 +1,148 @@ +config BOARD_GIGABYTE_GA_2761GXDK + bool "GA-2761GXDK" + select ARCH_X86 + select CPU_AMD_K8 + select CPU_AMD_SOCKET_AM2 + select NORTHBRIDGE_AMD_AMDK8 + select NORTHBRIDGE_AMD_AMDK8_ROOT_COMPLEX + select SOUTHBRIDGE_SIS_SIS966 + select SUPERIO_ITE_IT8716F + select PIRQ_TABLE + select USE_PRINTK_IN_CAR + select USE_DCACHE_RAM + select HAVE_HARD_RESET + select HAVE_HIGH_TABLES + select IOAPIC + select MEM_TRAIN_SEQ + select SB_HT_CHAIN_UNITID_OFFSET_ONLY + select K8_REV_F_SUPPORT + +config MAINBOARD_DIR + string + default gigabyte/ga_2761gxdk + depends on BOARD_GIGABYTE_GA_2761GXDK + +config DCACHE_RAM_BASE + hex + default 0xc8000 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config DCACHE_RAM_SIZE + hex + default 0x08000 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config DCACHE_RAM_GLOBAL_VAR_SIZE + hex + default 0x01000 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config APIC_ID_OFFSET + hex + default 16 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config SB_HT_CHAIN_ON_BUS0 + int + default 2 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config LB_CKS_RANGE_START + int + default 49 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config LB_CKS_RANGE_END + int + default 122 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config LB_CKS_LOC + int + default 123 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config MAINBOARD_PART_NUMBER + string + default "ga2761gxdk" + depends on BOARD_GIGABYTE_GA_2761GXDK + +config PCI_64BIT_PREF_MEM + bool + default n + depends on BOARD_GIGABYTE_GA_2761GXDK + +config HAVE_FALLBACK_BOOT + bool + default n + depends on BOARD_GIGABYTE_GA_2761GXDK + +config USE_FALLBACK_IMAGE + bool + default n + depends on BOARD_GIGABYTE_GA_2761GXDK + +config HW_MEM_HOLE_SIZEK + hex + default 0x100000 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config MAX_CPUS + int + default 2 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config MAX_PHYSICAL_CPUS + int + default 1 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config AP_CODE_IN_CAR + bool + default n + depends on BOARD_GIGABYTE_GA_2761GXDK + +config HW_MEM_HOLE_SIZE_AUTO_INC + bool + default n + depends on BOARD_GIGABYTE_GA_2761GXDK + +config HT_CHAIN_UNITID_BASE + hex + default 0x0 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config HT_CHAIN_END_UNITID_BASE + hex + default 0x0 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config USE_INIT + bool + default n + depends on BOARD_GIGABYTE_GA_2761GXDK + +config SERIAL_CPU_INIT + bool + default n + depends on BOARD_GIGABYTE_GA_2761GXDK + +config WAIT_BEFORE_CPUS_INIT + bool + default n + depends on BOARD_GIGABYTE_GA_2761GXDK + +config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID + hex + default 0x1022 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID + hex + default 0x2b80 + depends on BOARD_GIGABYTE_GA_2761GXDK + +config IRQ_SLOT_COUNT + int + default 11 + depends on BOARD_GIGABYTE_GA_2761GXDK diff --git a/src/mainboard/gigabyte/ga_2761gxdk/Makefile.inc b/src/mainboard/gigabyte/ga_2761gxdk/Makefile.inc new file mode 100644 index 0000000000..8b29eba388 --- /dev/null +++ b/src/mainboard/gigabyte/ga_2761gxdk/Makefile.inc @@ -0,0 +1,57 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2007-2008 coresystems GmbH +## +## This program is free software; you can redistribute it and/or +## modify it under the terms of the GNU General Public License as +## published by the Free Software Foundation; version 2 of +## the License. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, +## MA 02110-1301 USA +## + +driver-y += mainboard.o + +#needed by irq_tables and mptable and acpi_tables +obj-y += get_bus_conf.o +obj-$(CONFIG_HAVE_MP_TABLE) += mptable.o +obj-$(CONFIG_HAVE_PIRQ_TABLE) += irq_tables.o +obj-$(CONFIG_USE_INIT) += cache_as_ram_auto.o +obj-$(CONFIG_AP_CODE_IN_CAR) += apc_auto.o + +# This is part of the conversion to init-obj and away from included code. +initobj-y += crt0.o +crt0-y += ../../../../src/cpu/x86/16bit/entry16.inc +crt0-y += ../../../../src/cpu/x86/32bit/entry32.inc +crt0-y += ../../../../src/cpu/x86/16bit/reset16.inc +crt0-y += ../../../../src/southbridge/sis/sis966/id.inc +crt0-y += ../../../../src/cpu/amd/car/cache_as_ram.inc +crt0-y += auto.inc + +ldscript-y += ../../../../src/arch/i386/init/ldscript_fallback_cbfs.lb +ldscript-y += ../../../../src/cpu/x86/16bit/entry16.lds +ldscript-y += ../../../../src/cpu/x86/16bit/reset16.lds +ldscript-y += ../../../../src/southbridge/sis/sis966/id.lds +ldscript-y += ../../../../src/arch/i386/lib/failover.lds +ldscript-$(CONFIG_AP_CODE_IN_CAR) += ../../../../src/arch/i386/init/ldscript_apc.lb + +ifdef POST_EVALUATION + +$(obj)/mainboard/$(MAINBOARDDIR)/apc_auto.o: $(src)/mainboard/$(MAINBOARDDIR)/apc_auto.c $(obj)/option_table.h + $(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c -S $(src)/mainboard/$(MAINBOARDDIR)/apc_auto.c -o $@ + +$(obj)/mainboard/$(MAINBOARDDIR)/auto.inc: $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c $(obj)/option_table.h + $(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c -S $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c -o $@ + perl -e 's/\.rodata/.rom.data/g' -pi $@ + perl -e 's/\.text/.section .rom.text/g' -pi $@ + +endif |