diff options
| author | Arthur Heymans <arthur@aheymans.xyz> | 2019-01-21 17:48:55 +0100 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-01-23 14:57:56 +0000 |
| commit | b3f2323e84a8ed47f9cd6aa4d2b885d58da58d97 (patch) | |
| tree | 1574b51da9ceb7b8f453f2d9cb7c77088448b829 /src/mainboard/gigabyte | |
| parent | 1a9034cca606ad7e2c1202c190a329bd8821afb4 (diff) | |
| download | coreboot-b3f2323e84a8ed47f9cd6aa4d2b885d58da58d97.tar.xz | |
mb/*/*/devicetree.cb: Make sandybridge devicetree uniform
This is a merely cosmetic change.
Change-Id: If36419fbee9628b591116604bf32fe00a4f08c17
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/31030
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Tristan Corrick <tristan@corrick.kiwi>
Diffstat (limited to 'src/mainboard/gigabyte')
| -rw-r--r-- | src/mainboard/gigabyte/ga-b75m-d3h/devicetree.cb | 2 | ||||
| -rw-r--r-- | src/mainboard/gigabyte/ga-b75m-d3v/devicetree.cb | 2 | ||||
| -rw-r--r-- | src/mainboard/gigabyte/ga-h61m-s2pv/devicetree.cb | 6 |
3 files changed, 4 insertions, 6 deletions
diff --git a/src/mainboard/gigabyte/ga-b75m-d3h/devicetree.cb b/src/mainboard/gigabyte/ga-b75m-d3h/devicetree.cb index b0c58f9b33..2091346a17 100644 --- a/src/mainboard/gigabyte/ga-b75m-d3h/devicetree.cb +++ b/src/mainboard/gigabyte/ga-b75m-d3h/devicetree.cb @@ -15,7 +15,7 @@ chip northbridge/intel/sandybridge register "c2_battery" = "3" register "c3_battery" = "5" # Magic APIC ID to locate this chip - device lapic 0xACAC off end + device lapic 0xacac off end end end diff --git a/src/mainboard/gigabyte/ga-b75m-d3v/devicetree.cb b/src/mainboard/gigabyte/ga-b75m-d3v/devicetree.cb index d7153f4447..61c342a040 100644 --- a/src/mainboard/gigabyte/ga-b75m-d3v/devicetree.cb +++ b/src/mainboard/gigabyte/ga-b75m-d3v/devicetree.cb @@ -14,7 +14,7 @@ chip northbridge/intel/sandybridge register "c2_battery" = "3" register "c3_battery" = "5" # Magic APIC ID to locate this chip - device lapic 0xACAC off end + device lapic 0xacac off end end end diff --git a/src/mainboard/gigabyte/ga-h61m-s2pv/devicetree.cb b/src/mainboard/gigabyte/ga-h61m-s2pv/devicetree.cb index 7ff7fbea09..bca7381159 100644 --- a/src/mainboard/gigabyte/ga-h61m-s2pv/devicetree.cb +++ b/src/mainboard/gigabyte/ga-h61m-s2pv/devicetree.cb @@ -18,8 +18,7 @@ chip northbridge/intel/sandybridge register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410 }" device cpu_cluster 0x0 on chip cpu/intel/socket_LGA1155 - device lapic 0x0 on - end + device lapic 0x0 on end end chip cpu/intel/model_206ax register "c1_acpower" = "1" @@ -28,8 +27,7 @@ chip northbridge/intel/sandybridge register "c2_battery" = "3" register "c3_acpower" = "5" register "c3_battery" = "5" - device lapic 0xacac off - end + device lapic 0xacac off end end end register "pci_mmio_size" = "2048" |