diff options
author | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2011-04-20 20:54:07 +0000 |
---|---|---|
committer | Stefan Reinauer <stepan@openbios.org> | 2011-04-20 20:54:07 +0000 |
commit | 42fa7fe28b60b448f501e99ee285a0af12c86d34 (patch) | |
tree | 247586f11a5be9dcbea2cbafaede92df058ac14b /src/mainboard/gigabyte | |
parent | d8129f92c0cbd6a561195c1628ba3f9f98eccd50 (diff) | |
download | coreboot-42fa7fe28b60b448f501e99ee285a0af12c86d34.tar.xz |
run uart_init() from console_init, just like the other console initialization functions.
Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Acked-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6531 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/gigabyte')
-rw-r--r-- | src/mainboard/gigabyte/ga-6bxc/romstage.c | 1 | ||||
-rw-r--r-- | src/mainboard/gigabyte/ga-6bxe/romstage.c | 1 | ||||
-rw-r--r-- | src/mainboard/gigabyte/ga_2761gxdk/romstage.c | 3 | ||||
-rw-r--r-- | src/mainboard/gigabyte/m57sli/romstage.c | 3 | ||||
-rw-r--r-- | src/mainboard/gigabyte/ma785gmt/romstage.c | 3 | ||||
-rw-r--r-- | src/mainboard/gigabyte/ma78gm/romstage.c | 1 |
6 files changed, 2 insertions, 10 deletions
diff --git a/src/mainboard/gigabyte/ga-6bxc/romstage.c b/src/mainboard/gigabyte/ga-6bxc/romstage.c index ec876ff699..c150096409 100644 --- a/src/mainboard/gigabyte/ga-6bxc/romstage.c +++ b/src/mainboard/gigabyte/ga-6bxc/romstage.c @@ -45,7 +45,6 @@ int spd_read_byte(unsigned int device, unsigned int address) void main(unsigned long bist) { it8671f_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE); - uart_init(); console_init(); report_bist_failure(bist); diff --git a/src/mainboard/gigabyte/ga-6bxe/romstage.c b/src/mainboard/gigabyte/ga-6bxe/romstage.c index 54018f38e4..9002ab101c 100644 --- a/src/mainboard/gigabyte/ga-6bxe/romstage.c +++ b/src/mainboard/gigabyte/ga-6bxe/romstage.c @@ -46,7 +46,6 @@ void main(unsigned long bist) { it8671f_48mhz_clkin(); it8671f_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE); - uart_init(); console_init(); report_bist_failure(bist); diff --git a/src/mainboard/gigabyte/ga_2761gxdk/romstage.c b/src/mainboard/gigabyte/ga_2761gxdk/romstage.c index 18187950ae..5bc1fbf4e7 100644 --- a/src/mainboard/gigabyte/ga_2761gxdk/romstage.c +++ b/src/mainboard/gigabyte/ga_2761gxdk/romstage.c @@ -142,12 +142,11 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) setup_mb_resource_map(); - uart_init(); + console_init(); /* Halt if there was a built in self test failure */ report_bist_failure(bist); - console_init(); printk(BIOS_DEBUG, "*sysinfo range: [%p,%p]\n",sysinfo,sysinfo+1); print_debug("bsp_apicid="); print_debug_hex8(bsp_apicid); print_debug("\n"); diff --git a/src/mainboard/gigabyte/m57sli/romstage.c b/src/mainboard/gigabyte/m57sli/romstage.c index 855d755872..2a9c6eee8a 100644 --- a/src/mainboard/gigabyte/m57sli/romstage.c +++ b/src/mainboard/gigabyte/m57sli/romstage.c @@ -145,12 +145,11 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) setup_mb_resource_map(); - uart_init(); + console_init(); /* Halt if there was a built in self test failure */ report_bist_failure(bist); - console_init(); printk(BIOS_DEBUG, "*sysinfo range: [%p,%p]\n",sysinfo,sysinfo+1); print_debug("bsp_apicid="); print_debug_hex8(bsp_apicid); print_debug("\n"); diff --git a/src/mainboard/gigabyte/ma785gmt/romstage.c b/src/mainboard/gigabyte/ma785gmt/romstage.c index f0585dbbb0..8f3f55d486 100644 --- a/src/mainboard/gigabyte/ma785gmt/romstage.c +++ b/src/mainboard/gigabyte/ma785gmt/romstage.c @@ -100,10 +100,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) it8718f_enable_serial(0, CONFIG_TTYS0_BASE); it8718f_disable_reboot(); - uart_init(); - console_init(); - printk(BIOS_DEBUG, "\n"); // dump_mem(CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE-0x200, CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE); diff --git a/src/mainboard/gigabyte/ma78gm/romstage.c b/src/mainboard/gigabyte/ma78gm/romstage.c index 694440fbeb..c34fa5b878 100644 --- a/src/mainboard/gigabyte/ma78gm/romstage.c +++ b/src/mainboard/gigabyte/ma78gm/romstage.c @@ -104,7 +104,6 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) it8718f_enable_serial(0, CONFIG_TTYS0_BASE); it8718f_disable_reboot(); - uart_init(); console_init(); |