summaryrefslogtreecommitdiff
path: root/src/mainboard/gizmosphere/gizmo/mainboard.c
diff options
context:
space:
mode:
authorDave Frodin <dave.frodin@se-eng.com>2013-12-11 12:38:40 -0700
committerDave Frodin <dave.frodin@se-eng.com>2014-01-03 18:46:37 +0100
commit892d12922064e962be976a36d94b600804aeb6cc (patch)
tree5c4eab084bc2301901300317effe1cea3f374a48 /src/mainboard/gizmosphere/gizmo/mainboard.c
parentea8d4607ce496b48fe5946ec309663261558f634 (diff)
downloadcoreboot-892d12922064e962be976a36d94b600804aeb6cc.tar.xz
Add the gizmosphere/gizmo mainboard
Gizmo is a AMD-Family14 based board. More information can be found at www.gizmosphere.org Change-Id: I5cfd161b4f408be1f65cf332b083ed7c79a99cfd Signed-off-by: Dave Frodin <dave.frodin@se-eng.com> Reviewed-on: http://review.coreboot.org/4536 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/mainboard/gizmosphere/gizmo/mainboard.c')
-rwxr-xr-xsrc/mainboard/gizmosphere/gizmo/mainboard.c105
1 files changed, 105 insertions, 0 deletions
diff --git a/src/mainboard/gizmosphere/gizmo/mainboard.c b/src/mainboard/gizmosphere/gizmo/mainboard.c
new file mode 100755
index 0000000000..e24b01619f
--- /dev/null
+++ b/src/mainboard/gizmosphere/gizmo/mainboard.c
@@ -0,0 +1,105 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 Advanced Micro Devices, Inc.
+ * Copyright (C) 2013 Sage Electronic Engineering, LLC
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#include <console/console.h>
+#include <device/device.h>
+#include <device/pci.h>
+#include <arch/io.h>
+#include <cpu/x86/msr.h>
+#include <device/pci_def.h>
+#include <southbridge/amd/sb800/sb800.h>
+#include <arch/acpi.h>
+#include "BiosCallOuts.h"
+#include <cpu/amd/agesa/s3_resume.h>
+#include <cpu/amd/mtrr.h>
+#include "SBPLATFORM.h"
+#include <delay.h>
+
+void set_pcie_reset(void);
+void set_pcie_dereset(void);
+
+/**
+ * TODO
+ * SB CIMx callback
+ */
+void set_pcie_reset(void)
+{
+}
+
+/**
+ * TODO
+ * mainboard specific SB CIMx callback
+ */
+void set_pcie_dereset(void)
+{
+}
+
+
+/**********************************************
+ * Enable the dedicated functions of the board.
+ **********************************************/
+static void mainboard_enable(device_t dev)
+{
+ printk(BIOS_INFO, "Mainboard " CONFIG_MAINBOARD_PART_NUMBER " Enable.\n");
+
+/*
+ * The mainboard is the first place that we get control in ramstage. Check
+ * for S3 resume and call the appropriate AGESA/CIMx resume functions.
+ */
+#if CONFIG_HAVE_ACPI_RESUME
+ acpi_slp_type = acpi_get_sleep_type();
+#endif
+
+ /* enable GPP CLK0 thru CLK1 */
+ /* disable GPP CLK2 thru SLT_GFX_CLK */
+ u8 *misc_mem_clk_cntrl = (u8 *)(ACPI_MMIO_BASE + MISC_BASE);
+ *(misc_mem_clk_cntrl + 0) = 0xFF;
+ *(misc_mem_clk_cntrl + 1) = 0x00;
+ *(misc_mem_clk_cntrl + 2) = 0x00;
+ *(misc_mem_clk_cntrl + 3) = 0x00;
+ *(misc_mem_clk_cntrl + 4) = 0x00;
+
+ /*
+ * Force the onboard SATA port to GEN2 speed.
+ * The offboard SATA port can remain at GEN3.
+ */
+ RWMEM(ACPI_MMIO_BASE + PMIO_BASE + SB_PMIOA_REGDA, AccWidthUint8, 0xFB, 0x04);
+}
+
+void mainboard_final( void *chip_info );
+void mainboard_final( void *chip_info )
+{
+ device_t ahci_dev;
+ u32 ABAR;
+ u8 *memptr;
+
+ ahci_dev = dev_find_slot(0, PCI_DEVFN(0x11, 0));
+ ABAR = pci_read_config32(ahci_dev, 0x24);
+ ABAR &= 0xFFFFFC00;
+ memptr = (u8 *) (ABAR + 0x100 + 0x80 + 0x2C); /* we're on the 2nd port */
+ *memptr = 0x21; /* force to GEN2 and start re-negotiate */
+ mdelay (1);
+ *memptr = 0x20;
+}
+
+struct chip_operations mainboard_ops = {
+ .enable_dev = mainboard_enable,
+ .final = mainboard_final,
+};