summaryrefslogtreecommitdiff
path: root/src/mainboard/google/Kconfig.name
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2015-07-24 13:00:36 -0500
committerAaron Durbin <adurbin@chromium.org>2015-08-14 15:13:15 +0200
commitffdf901c765db8bb01006fa81839fb5703eea4e1 (patch)
tree30d563b951a82537fa2661b83077a138c3c43ead /src/mainboard/google/Kconfig.name
parent27baa32fbefa19afe2bc96b60f534ca20cb49065 (diff)
downloadcoreboot-ffdf901c765db8bb01006fa81839fb5703eea4e1.tar.xz
skylake: provide native gpio functionality
It's important to be able to configure the gpio pads at various stages instead of a single place using FSP. Without this support there is a lot of duplicated open-coded pad configuration taking place both within the SoC code and mainboards. Current limitation is that all GPIOs are in ACPI mode. i.e. The HostSW ownership register sets the pad configuration to only update GPI_GPE_STS, GPI_NMI_STS and/or GPI_SMI_STS. The GPI_STS update is masked within the GPIO community registers. BUG=chrome-os-partner:42982 BRANCH=None TEST=Built and booted glados. Original-Change-Id: Id8a00e99c7a4c3912de2feaff9cea12b402f2c68 Original-Signed-off-by: Aaron Durbin <adurbin@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/289789 Original-Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Change-Id: I4c86b47ac5ab004f2bfd7cb07dd23c458f7dbb7c Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/11174 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard/google/Kconfig.name')
0 files changed, 0 insertions, 0 deletions