diff options
author | Angel Pons <th3fanbus@gmail.com> | 2020-10-29 11:02:21 +0100 |
---|---|---|
committer | Angel Pons <th3fanbus@gmail.com> | 2021-01-24 12:03:08 +0000 |
commit | 739a6ad1ac098231c34587c69237906e721b7e91 (patch) | |
tree | a8b30f1aa418b9bf8c6883e239f7aac718909816 /src/mainboard/google/auron/devicetree.cb | |
parent | d0b7a534ce798eff46a2de4857f48e65100c1572 (diff) | |
download | coreboot-739a6ad1ac098231c34587c69237906e721b7e91.tar.xz |
mb/google/auron: Use Haswell CPU code
The VR config and S0ix options are now specified for the CPU chip.
Change-Id: I75e405d41b4a0605e786fe761c92535e62d0cfce
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/46945
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/auron/devicetree.cb')
-rw-r--r-- | src/mainboard/google/auron/devicetree.cb | 9 |
1 files changed, 6 insertions, 3 deletions
diff --git a/src/mainboard/google/auron/devicetree.cb b/src/mainboard/google/auron/devicetree.cb index 8bf2c129a4..39c6554f1e 100644 --- a/src/mainboard/google/auron/devicetree.cb +++ b/src/mainboard/google/auron/devicetree.cb @@ -12,10 +12,13 @@ chip soc/intel/broadwell # Enable HDMI Hotplug with 6ms pulse register "gpu_dp_b_hotplug" = "0x06" - register "s0ix_enable" = "1" - device cpu_cluster 0 on - device lapic 0 on end + chip cpu/intel/haswell + register "s0ix_enable" = "1" + + device lapic 0 on end + device lapic 0xacac off end + end end device domain 0 on |