summaryrefslogtreecommitdiff
path: root/src/mainboard/google/auron/variants
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-25 16:44:22 +0100
committerAngel Pons <th3fanbus@gmail.com>2020-10-30 00:44:13 +0000
commitd79b87a1d6fcd6228edbd894e7e7ebc9b85d2813 (patch)
tree5d4f23cfd6ea4edcae00decc14b9b8ac2752acc5 /src/mainboard/google/auron/variants
parent34672f2bc4e8378d3c24bc026022c36cef261ab1 (diff)
downloadcoreboot-d79b87a1d6fcd6228edbd894e7e7ebc9b85d2813.tar.xz
mb/google/auron: Add SATA PCI device to overridetree
`chip` entries are only hooked up via device nodes to the tree. A `chip` without a `device` below it does nothing. To allow variants to override SATA tuning parameters, ensure a device exists under the PCH chip scope. Without this change, some variants would not properly override the SATA tuning parameters after extracting the PCH parts into a different chip. TEST=Sanity-check static.c and verify overridetrees override properly. Change-Id: I013dbe1403567b93c8ee0e66f76481f2a3f42796 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46769 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/auron/variants')
-rw-r--r--src/mainboard/google/auron/variants/auron_paine/overridetree.cb2
-rw-r--r--src/mainboard/google/auron/variants/auron_yuna/overridetree.cb2
-rw-r--r--src/mainboard/google/auron/variants/buddy/overridetree.cb1
-rw-r--r--src/mainboard/google/auron/variants/gandof/overridetree.cb2
-rw-r--r--src/mainboard/google/auron/variants/lulu/overridetree.cb2
-rw-r--r--src/mainboard/google/auron/variants/samus/overridetree.cb1
6 files changed, 10 insertions, 0 deletions
diff --git a/src/mainboard/google/auron/variants/auron_paine/overridetree.cb b/src/mainboard/google/auron/variants/auron_paine/overridetree.cb
index dc70085dd0..f5f3eeacdf 100644
--- a/src/mainboard/google/auron/variants/auron_paine/overridetree.cb
+++ b/src/mainboard/google/auron/variants/auron_paine/overridetree.cb
@@ -12,6 +12,8 @@ chip soc/intel/broadwell
# DTLE DATA / EDGE values
register "sata_port0_gen3_dtle" = "0x5"
register "sata_port1_gen3_dtle" = "0x5"
+
+ device pci 1f.2 on end # SATA Controller
# end
end
end
diff --git a/src/mainboard/google/auron/variants/auron_yuna/overridetree.cb b/src/mainboard/google/auron/variants/auron_yuna/overridetree.cb
index b46e34cf83..5a64648cd1 100644
--- a/src/mainboard/google/auron/variants/auron_yuna/overridetree.cb
+++ b/src/mainboard/google/auron/variants/auron_yuna/overridetree.cb
@@ -12,6 +12,8 @@ chip soc/intel/broadwell
# DTLE DATA / EDGE values
register "sata_port0_gen3_dtle" = "0x7"
register "sata_port1_gen3_dtle" = "0x5"
+
+ device pci 1f.2 on end # SATA Controller
# end
end
end
diff --git a/src/mainboard/google/auron/variants/buddy/overridetree.cb b/src/mainboard/google/auron/variants/buddy/overridetree.cb
index 45229bad6d..5b6ab9f858 100644
--- a/src/mainboard/google/auron/variants/buddy/overridetree.cb
+++ b/src/mainboard/google/auron/variants/buddy/overridetree.cb
@@ -34,6 +34,7 @@ chip soc/intel/broadwell
device pci 1c.0 off end # PCIe Port #1
device pci 1c.2 on end # PCIe Port #3 - LAN (becomes RP1)
device pci 1c.3 on end # PCIe Port #4 - WLAN (becomes RP2)
+ device pci 1f.2 on end # SATA Controller
device pci 1f.3 on end # SMBus
# end
end
diff --git a/src/mainboard/google/auron/variants/gandof/overridetree.cb b/src/mainboard/google/auron/variants/gandof/overridetree.cb
index eae7999ea2..924e7d3c90 100644
--- a/src/mainboard/google/auron/variants/gandof/overridetree.cb
+++ b/src/mainboard/google/auron/variants/gandof/overridetree.cb
@@ -12,6 +12,8 @@ chip soc/intel/broadwell
# DTLE DATA / EDGE values
register "sata_port0_gen3_dtle" = "0x5"
register "sata_port1_gen3_dtle" = "0x5"
+
+ device pci 1f.2 on end # SATA Controller
# end
end
end
diff --git a/src/mainboard/google/auron/variants/lulu/overridetree.cb b/src/mainboard/google/auron/variants/lulu/overridetree.cb
index dc70085dd0..f5f3eeacdf 100644
--- a/src/mainboard/google/auron/variants/lulu/overridetree.cb
+++ b/src/mainboard/google/auron/variants/lulu/overridetree.cb
@@ -12,6 +12,8 @@ chip soc/intel/broadwell
# DTLE DATA / EDGE values
register "sata_port0_gen3_dtle" = "0x5"
register "sata_port1_gen3_dtle" = "0x5"
+
+ device pci 1f.2 on end # SATA Controller
# end
end
end
diff --git a/src/mainboard/google/auron/variants/samus/overridetree.cb b/src/mainboard/google/auron/variants/samus/overridetree.cb
index 710fa95cac..93445756e2 100644
--- a/src/mainboard/google/auron/variants/samus/overridetree.cb
+++ b/src/mainboard/google/auron/variants/samus/overridetree.cb
@@ -36,6 +36,7 @@ chip soc/intel/broadwell
device pci 1c.0 off end # PCIe Port #1
device pci 1c.2 on end # PCIe Port #3
device pci 1d.0 off end # USB2 EHCI
+ device pci 1f.2 on end # SATA Controller
# end
end
end