diff options
| author | Subrata Banik <subrata.banik@intel.com> | 2021-03-22 20:10:31 +0530 |
|---|---|---|
| committer | Subrata Banik <subrata.banik@intel.com> | 2021-03-26 04:53:36 +0000 |
| commit | 7d85d43f18d9607a7d41eb401f8d096e28d98c18 (patch) | |
| tree | 95f47b843fbbd7d3f44f45d11460c50db42741bd /src/mainboard/google/brya | |
| parent | efe858b1706568fcfefe4d582cebbb32de9cd596 (diff) | |
| download | coreboot-7d85d43f18d9607a7d41eb401f8d096e28d98c18.tar.xz | |
mb/google/brya: Update ddr config
Fixed ddr config to override the FSP default value.
BUG=b:182772421
TEST=Built image and passed memory training.
Without this change:
RcompTarget on Lpddr4x = { 40, 40, 30, 30, 30 }
With this change:
RcompTarget on Lpddr4x = { 40, 30, 30, 30, 30 }
Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com>
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Change-Id: Ib07ff36496828b5de78ed928b294a400ad08865f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51679
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/google/brya')
| -rw-r--r-- | src/mainboard/google/brya/variants/baseboard/memory.c | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/baseboard/memory.c b/src/mainboard/google/brya/variants/baseboard/memory.c index b0c150946d..2a0b6aca36 100644 --- a/src/mainboard/google/brya/variants/baseboard/memory.c +++ b/src/mainboard/google/brya/variants/baseboard/memory.c @@ -7,6 +7,14 @@ static const struct mb_cfg baseboard_memcfg = { .type = MEM_TYPE_LP4X, + .rcomp = { + /* Baseboard uses only 100ohm Rcomp resistors */ + .resistor = 100, + + /* Baseboard Rcomp target values */ + .targets = {40, 30, 30, 30, 30}, + }, + /* DQ byte map */ .lpx_dq_map = { .ddr0 = { |