summaryrefslogtreecommitdiff
path: root/src/mainboard/google/chell
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2018-06-04 10:05:07 +0530
committerSubrata Banik <subrata.banik@intel.com>2018-06-05 15:51:27 +0000
commitce23d4c6f179358bf84cbdfa678d0435ae3b4cbe (patch)
tree6c04f673fc39d2722fd9e60192cff1e6ae0f4dd6 /src/mainboard/google/chell
parenta0ad6e7873188ddb3a096d49548a7464450f914b (diff)
downloadcoreboot-ce23d4c6f179358bf84cbdfa678d0435ae3b4cbe.tar.xz
soc/intel/skylake: Add option to skip coreboot MP init
This patch provides option for mainboard to skip coreboot MP initialization if required based on use_fsp_mp_init. Option for mainboard to skip coreboot MP initialization * 0 = Make use of coreboot MP Init * 1 = Make use of FSP MP Init Default coreboot does MP initialization. Change-Id: I8de24e662963f4600209ad1b110dc950ecfb3a27 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/26818 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/chell')
-rw-r--r--src/mainboard/google/chell/devicetree.cb1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/google/chell/devicetree.cb b/src/mainboard/google/chell/devicetree.cb
index 2f077539a9..fa1fde4d94 100644
--- a/src/mainboard/google/chell/devicetree.cb
+++ b/src/mainboard/google/chell/devicetree.cb
@@ -48,7 +48,6 @@ chip soc/intel/skylake
register "SkipExtGfxScan" = "1"
register "Device4Enable" = "1"
register "HeciEnabled" = "0"
- register "FspSkipMpInit" = "1"
register "SaGv" = "3"
register "SerialIrqConfigSirqEnable" = "1"
register "PmConfigSlpS3MinAssert" = "2" # 50ms