summaryrefslogtreecommitdiff
path: root/src/mainboard/google/dedede/variants/wheelie/overridetree.cb
diff options
context:
space:
mode:
authorPeichao Wang <peichao.wang@bitland.corp-partner.google.com>2020-04-22 13:50:46 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-05-01 06:10:38 +0000
commitfdbdca2ec3a3a28142791cd331fcf42da59e9d38 (patch)
tree586032b20cc6cf6ccb7a19a0e78d348020800cfd /src/mainboard/google/dedede/variants/wheelie/overridetree.cb
parent24a65f8019e7b9b000bc8b7eb2947a07e6424293 (diff)
downloadcoreboot-fdbdca2ec3a3a28142791cd331fcf42da59e9d38.tar.xz
mb/google/dedede: add new variant for wheelie
Add initial support for wheelie variant board. BUG=b:154664137 BRANCH=None TEST=build Change-Id: Id638e987f45c247dae824f221a38ccf32626572f Signed-off-by: peichao.wang <peichao.wang@bitland.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40587 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marco Chen <marcochen@google.com> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/mainboard/google/dedede/variants/wheelie/overridetree.cb')
-rw-r--r--src/mainboard/google/dedede/variants/wheelie/overridetree.cb39
1 files changed, 39 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/wheelie/overridetree.cb b/src/mainboard/google/dedede/variants/wheelie/overridetree.cb
new file mode 100644
index 0000000000..1e75864922
--- /dev/null
+++ b/src/mainboard/google/dedede/variants/wheelie/overridetree.cb
@@ -0,0 +1,39 @@
+chip soc/intel/jasperlake
+
+ # Intel Common SoC Config
+ #+-------------------+---------------------------+
+ #| Field | Value |
+ #+-------------------+---------------------------+
+ #| GSPI0 | cr50 TPM. Early init is |
+ #| | required to set up a BAR |
+ #| | for TPM communication |
+ #| | before memory is up |
+ #| I2C0 | Trackpad |
+ #| I2C1 | Digitizer |
+ #| I2C2 | Touchscreen |
+ #| I2C3 | Camera |
+ #| I2C4 | Audio |
+ #+-------------------+---------------------------+
+ register "common_soc_config" = "{
+ .gspi[0] = {
+ .speed_mhz = 1,
+ .early_init = 1,
+ },
+ .i2c[0] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[1] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[2] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[3] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[4] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ }"
+ device domain 0 on end
+end