diff options
author | Furquan Shaikh <furquan@google.com> | 2020-05-29 13:31:04 -0700 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2020-06-06 09:30:12 +0000 |
commit | f3a642de6dddaf4d7b284fc7198f6e63cd8a8088 (patch) | |
tree | 9f7a068e68b20bb1e31b8e2e79eec5e521ab4d3d /src/mainboard/google/dedede | |
parent | 20ecf2268b13a4d2a8b4a8490139ee064d9d8f62 (diff) | |
download | coreboot-f3a642de6dddaf4d7b284fc7198f6e63cd8a8088.tar.xz |
mb/google/dedede/var/waddledee: Use auto-generated Makefile.inc using gen_part_id.go
This change adds mem_list_variant.txt that contains the list of
memory parts used by waddledee and Makefile.inc generated by
gen_part_id.go using mem_list_variant.txt.
In the final change of the series, all dedede variants will be
switched from using the current SPDs to new auto-generated SPDs.
Differences in auto-generated SPD from current SPD are as follows:
Part: MT53E512M32D2NP-046 WT:E
Byte# Current New Explanation
4 0x15 0x16 This part has only 1 die. Hence,
density per die is 16Gb.
6 0x90 0x04 1 die in package and 2 channels per
die.
9 0x40 0x00 Unused by MRC.
19 0x0F 0xFF As per JEDEC spec, tckMax should be
100ns. So, value should be 0xFF as
per datasheet.
123 0x00 0xE5 Fine offset for taa. Expected value
is 0xE5 as per datasheet.
125 0xE1 0xE0 Fine offset for tckMin. As per
datasheet tckMin is 0.468ns. So, this
comes out to be 0xE0.
Additionally, manufacturer name bytes are set to 0.
Part: NT6AP256T32AV-J2
Byte# Current New Explanation
4 0x14 0x15 This part has only 1 die. Hence,
density per die is 8Gb.
6 0x90 0x04 1 die in package and 2 channels per
die.
Manufacturer name bytes are set to 0.
Change-Id: I7a68a29ca3632e22f3960c9fc44acf3ce4f87c9c
Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41878
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/mainboard/google/dedede')
3 files changed, 11 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/waddledee/memory/Makefile.inc b/src/mainboard/google/dedede/variants/waddledee/memory/Makefile.inc new file mode 100644 index 0000000000..37f25e0769 --- /dev/null +++ b/src/mainboard/google/dedede/variants/waddledee/memory/Makefile.inc @@ -0,0 +1,6 @@ +## SPDX-License-Identifier: GPL-2.0-or-later +## This is an auto-generated file. Do not edit!! + +SPD_SOURCES = +SPD_SOURCES += spd-1.hex # ID = 0(0b0000) Parts = MT53E512M32D2NP-046 WT:E +SPD_SOURCES += spd-7.hex # ID = 1(0b0001) Parts = NT6AP256T32AV-J2 diff --git a/src/mainboard/google/dedede/variants/waddledee/memory/dram_id.generated.txt b/src/mainboard/google/dedede/variants/waddledee/memory/dram_id.generated.txt new file mode 100644 index 0000000000..3f2a5dbf40 --- /dev/null +++ b/src/mainboard/google/dedede/variants/waddledee/memory/dram_id.generated.txt @@ -0,0 +1,3 @@ +DRAM Part Name ID to assign +MT53E512M32D2NP-046 WT:E 0 (0000) +NT6AP256T32AV-J2 1 (0001) diff --git a/src/mainboard/google/dedede/variants/waddledee/memory/mem_list_variant.txt b/src/mainboard/google/dedede/variants/waddledee/memory/mem_list_variant.txt new file mode 100644 index 0000000000..a6786e3c6f --- /dev/null +++ b/src/mainboard/google/dedede/variants/waddledee/memory/mem_list_variant.txt @@ -0,0 +1,2 @@ +MT53E512M32D2NP-046 WT:E +NT6AP256T32AV-J2 |