summaryrefslogtreecommitdiff
path: root/src/mainboard/google/drallion/board_info.txt
diff options
context:
space:
mode:
authorThejaswani Putta <thejaswani.putta@intel.com>2019-07-18 16:23:20 -0700
committerMartin Roth <martinroth@google.com>2019-08-05 22:43:52 +0000
commite3443d87ccaa3a845b595d3f056317f549ccdf6b (patch)
treeb091258d3a26144fb3603370ee687800d4ffda17 /src/mainboard/google/drallion/board_info.txt
parentefe7947ac2ed0cbd827571bdcc10b5d891bad59e (diff)
downloadcoreboot-e3443d87ccaa3a845b595d3f056317f549ccdf6b.tar.xz
mb/google/drallion: Add new mainboard
Drallion is a new mainboard using Intel Comet Lake SOC. As a starting point, I took mainboard/sarien as the reference code and modified WHL to Comet Lake. BUG=b:138098572 Test=compiles Signed-off-by: Thejaswani Putta <thejaswani.putta@intel.com> Change-Id: I541952a4ef337e7277a85f02d25979f12ec075c4 Reviewed-on: https://review.coreboot.org/c/coreboot/+/34497 Reviewed-by: Mathew King <mathewk@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/drallion/board_info.txt')
-rw-r--r--src/mainboard/google/drallion/board_info.txt6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/mainboard/google/drallion/board_info.txt b/src/mainboard/google/drallion/board_info.txt
new file mode 100644
index 0000000000..dfc194bd0f
--- /dev/null
+++ b/src/mainboard/google/drallion/board_info.txt
@@ -0,0 +1,6 @@
+Vendor name: Google
+Board name: Drallion
+Category: laptop
+ROM protocol: SPI
+ROM socketed: n
+Flashrom support: y