summaryrefslogtreecommitdiff
path: root/src/mainboard/google/enguarde/dsdt.asl
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2016-12-14 16:57:37 -0800
committerDuncan Laurie <dlaurie@chromium.org>2016-12-16 01:38:35 +0100
commit710032be191687adc5865e3ec5319e3b24940e03 (patch)
tree392c234b74c3ed878235ff34d593cad2cebeadfa /src/mainboard/google/enguarde/dsdt.asl
parenta12fc81fef6a68b05fa9cddada3023bd84129532 (diff)
downloadcoreboot-710032be191687adc5865e3ec5319e3b24940e03.tar.xz
google/eve: Enable native mode for UART pins in bootblock
Put the UART pins into native mode in bootblock so they are not floating when we try to communicate with H1 over I2C. Without a serial console enabled BIOS these pins were not configured until ramstage. BUG=chrome-os-partner:60935 TEST=Boot Eve board without serial console and H1 TPM enabled Change-Id: I30f3bf0bacc1bbd776b351a9c09748b0601c39bc Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://review.coreboot.org/17893 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/google/enguarde/dsdt.asl')
0 files changed, 0 insertions, 0 deletions