diff options
| author | Martin Roth <martinroth@google.com> | 2018-06-07 09:00:22 -0600 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2018-06-08 16:12:54 +0000 |
| commit | 6985a7b7d6367b4aae3f5c03290f19feea7580f0 (patch) | |
| tree | 802693690e10448d9067a8760fcd73af3964f00f /src/mainboard/google/foster/devicetree.cb | |
| parent | 82e8c69a56dbb9d16631a77b7971977800913af7 (diff) | |
| download | coreboot-6985a7b7d6367b4aae3f5c03290f19feea7580f0.tar.xz | |
mainboard/google/kahlee: Use 66MHz SPI clock for fast read
Looking at the 100MHz signal, we were violating the timing requirements.
66MHz still isn't great, but it's a good tradeoff between improving
the signal and losing boot speed time.
This slows down the boot time by about 20mS.
BUG=b:109583457
TEST=Boot grunt, look at signal on scope
Change-Id: I7ce70c992822dd17c5877226e74c1890660768c6
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/26950
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/mainboard/google/foster/devicetree.cb')
0 files changed, 0 insertions, 0 deletions