summaryrefslogtreecommitdiff
path: root/src/mainboard/google/glados/spd/spd.h
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@chromium.org>2015-07-20 22:01:32 +0200
committerPatrick Georgi <pgeorgi@google.com>2015-07-21 20:16:12 +0200
commit406313d46d00c74dcfc80d4721bbd774d8b83911 (patch)
tree6c80eca37c7ee040a83c931bb20ffe0ad5bc89fd /src/mainboard/google/glados/spd/spd.h
parent43bf00e594345412bd00d3e01001c4daf3c3b537 (diff)
downloadcoreboot-406313d46d00c74dcfc80d4721bbd774d8b83911.tar.xz
google/glados: add new board
Change-Id: I0c196ff84484717c59c59d11bb7230b5920e0654 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: http://review.coreboot.org/10997 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/google/glados/spd/spd.h')
-rw-r--r--src/mainboard/google/glados/spd/spd.h36
1 files changed, 36 insertions, 0 deletions
diff --git a/src/mainboard/google/glados/spd/spd.h b/src/mainboard/google/glados/spd/spd.h
new file mode 100644
index 0000000000..abb964ed82
--- /dev/null
+++ b/src/mainboard/google/glados/spd/spd.h
@@ -0,0 +1,36 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2015 Google Inc.
+ * Copyright (C) 2015 Intel Corporation
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc.
+ */
+
+#ifndef MAINBOARD_SPD_H
+#define MAINBOARD_SPD_H
+
+#define SPD_LEN 256
+
+#define SPD_DRAM_TYPE 2
+#define SPD_DRAM_DDR3 0x0b
+#define SPD_DRAM_LPDDR3 0xf1
+#define SPD_DENSITY_BANKS 4
+#define SPD_ADDRESSING 5
+#define SPD_ORGANIZATION 7
+#define SPD_BUS_DEV_WIDTH 8
+#define SPD_PART_OFF 128
+#define SPD_PART_LEN 18
+
+#endif