summaryrefslogtreecommitdiff
path: root/src/mainboard/google/gru
diff options
context:
space:
mode:
authorShunqian Zheng <zhengsq@rock-chips.com>2016-05-02 10:27:30 +0800
committerMartin Roth <martinroth@google.com>2016-05-18 20:23:42 +0200
commit462e14139e4990caa23d23476e60f5d3ba95c9aa (patch)
treef0b9d4f8270633bc75d66e50ec364f3152742c03 /src/mainboard/google/gru
parent2f7ed8d775153db69d19c77cc79db9b0bb136c70 (diff)
downloadcoreboot-462e14139e4990caa23d23476e60f5d3ba95c9aa.tar.xz
rockchip: rk3399: enable sdhci clk for emmc
If booting from sdcard/usb, kernel can't recognize the /dev/mmcblk0. Before kernel find it's root cause, we add this workaround patch to enable clk for emmc. BRANCH=none BUG=chrome-os-partner:52873 TEST=boot from sdcard and check the /dev/mmcblk0 exists Change-Id: Ie36cc6fdbc24db8c30984c02ccfe2f8aaaf30cd2 Signed-off-by: Martin Roth <martinroth@google.com> Original-Commit-Id: 39b87ec3c73d6f56efc8c3f52b7ed759e548ee85 Original-Change-Id: I88a9cc2e3ea5a56aadfdbd94ef910daaf92a7eb7 Original-Signed-off-by: Shunqian Zheng <zhengsq@rock-chips.com> Original-Reviewed-on: https://chromium-review.googlesource.com/341632 Original-Commit-Ready: Vadim Bendebury <vbendeb@chromium.org> Original-Tested-by: Vadim Bendebury <vbendeb@chromium.org> Original-Reviewed-by: Vadim Bendebury <vbendeb@chromium.org> Reviewed-on: https://review.coreboot.org/14856 Tested-by: build bot (Jenkins) Reviewed-by: Vadim Bendebury <vbendeb@chromium.org>
Diffstat (limited to 'src/mainboard/google/gru')
-rw-r--r--src/mainboard/google/gru/mainboard.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/mainboard/google/gru/mainboard.c b/src/mainboard/google/gru/mainboard.c
index 6d2b4f4759..6824cbf546 100644
--- a/src/mainboard/google/gru/mainboard.c
+++ b/src/mainboard/google/gru/mainboard.c
@@ -18,6 +18,7 @@
#include <device/device.h>
#include <gpio.h>
#include <soc/clock.h>
+#include <soc/emmc.h>
#include <soc/grf.h>
static void configure_emmc(void)
@@ -32,6 +33,8 @@ static void configure_emmc(void)
write32(&rk3399_grf->emmccore_con[11], RK_CLRSETBITS(0xff, 0));
rkclk_configure_emmc();
+
+ enable_emmc_clk();
}
static void configure_sdmmc(void)