diff options
author | Tristan Shieh <tristan.shieh@mediatek.com> | 2018-05-31 09:22:53 +0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2018-06-11 10:31:10 +0000 |
commit | cfd8929ac610f5e7ca14b92cd617270d800319f2 (patch) | |
tree | b3a3073f142c6b492f14414eb1cd477006edcc80 /src/mainboard/google/kukui/romstage.c | |
parent | 3ddf57e24ef98284f146cf8d29044d6eea317714 (diff) | |
download | coreboot-cfd8929ac610f5e7ca14b92cd617270d800319f2.tar.xz |
google/kukui: Add MediaTek MT8183 reference board
BUG=b:80501386
BRANCH=none
TEST=timer and uart work fine
Change-Id: I08644892d34925574f791b000b0035d5afad7022
Signed-off-by: Tristan Shieh <tristan.shieh@mediatek.com>
Reviewed-on: https://review.coreboot.org/26722
Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/kukui/romstage.c')
-rw-r--r-- | src/mainboard/google/kukui/romstage.c | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/src/mainboard/google/kukui/romstage.c b/src/mainboard/google/kukui/romstage.c new file mode 100644 index 0000000000..d63b7c888d --- /dev/null +++ b/src/mainboard/google/kukui/romstage.c @@ -0,0 +1,30 @@ +/* + * This file is part of the coreboot project. + * + * Copyright 2018 MediaTek Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#include <arch/exception.h> +#include <console/console.h> +#include <program_loading.h> +#include <timestamp.h> + +void main(void) +{ + timestamp_add_now(TS_START_ROMSTAGE); + + /* Init UART baudrate when PLL on. */ + console_init(); + exception_init(); + + run_ramstage(); +} |