summaryrefslogtreecommitdiff
path: root/src/mainboard/google/nyan_big
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-12-31 08:50:36 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-03-10 23:37:08 +0100
commitf48b38b8d794fda4f1be523e1f823c6b78ab83e3 (patch)
treebe542d798fa906f86502749c56c4d4dd566a0f9a /src/mainboard/google/nyan_big
parent01fe6380108a03990150673e034944eafa8b9f8d (diff)
downloadcoreboot-f48b38b8d794fda4f1be523e1f823c6b78ab83e3.tar.xz
ARM romstages: Support and fix COLLECT_TIMESTAMPS
Change-Id: I53959eb937c1db3c4211e23a6476340383a33c5b Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/8021 Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/mainboard/google/nyan_big')
-rw-r--r--src/mainboard/google/nyan_big/romstage.c12
1 files changed, 4 insertions, 8 deletions
diff --git a/src/mainboard/google/nyan_big/romstage.c b/src/mainboard/google/nyan_big/romstage.c
index 749b87d0fd..1af3c31f22 100644
--- a/src/mainboard/google/nyan_big/romstage.c
+++ b/src/mainboard/google/nyan_big/romstage.c
@@ -149,9 +149,8 @@ static void configure_tpm_i2c_bus(void)
static void __attribute__((noinline)) romstage(void)
{
-#if CONFIG_COLLECT_TIMESTAMPS
- uint64_t romstage_start_time = timestamp_get();
-#endif
+ timestamp_init(0);
+ timestamp_add_now(TS_START_ROMSTAGE);
configure_l2ctlr();
configure_l2actlr();
@@ -212,9 +211,6 @@ static void __attribute__((noinline)) romstage(void)
cbmem_initialize_empty();
- timestamp_init(0);
- timestamp_add(TS_START_ROMSTAGE, romstage_start_time);
-
// Enable additional peripherals we need for ROM stage.
clock_enable_clear_reset(0, CLK_H_SBC1, CLK_U_I2C3, 0, 0, 0);
@@ -225,10 +221,10 @@ static void __attribute__((noinline)) romstage(void)
vboot_verify_firmware(romstage_handoff_find_or_add());
- timestamp_add(TS_START_COPYRAM, timestamp_get());
+ timestamp_add_now(TS_START_COPYRAM);
void *entry = cbfs_load_stage(CBFS_DEFAULT_MEDIA,
"fallback/coreboot_ram");
- timestamp_add(TS_END_COPYRAM, timestamp_get());
+ timestamp_add_now(TS_END_COPYRAM);
stage_exit(entry);
}