summaryrefslogtreecommitdiff
path: root/src/mainboard/google/oak
diff options
context:
space:
mode:
authormtk05962 <bayi.cheng@mediatek.com>2015-10-16 13:42:49 +0800
committerPatrick Georgi <pgeorgi@google.com>2016-03-12 08:59:20 +0100
commita3f7fe8219654aa90ab2ea9458267e5136a03a01 (patch)
tree7fedcab8b44dfde41513f1e5f6133c4a7eeb9d5f /src/mainboard/google/oak
parentf14f640168ee0269b3c443cd2bba2fc8ee66e419 (diff)
downloadcoreboot-a3f7fe8219654aa90ab2ea9458267e5136a03a01.tar.xz
mt8173: add SPI NOR support
BRANCH=none BUG=none TEST=boot oak to kernel on rev1 Change-Id: I0773c81398df445aec16bcfcd0c5a8fe5a588b5c Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: ae15c42c2f7d9c2a716e5b6098d85e17279f5eae Original-Change-Id: I65abf810d35ae5e7156cf6f5730117e690183d18 Original-Signed-off-by: mtk05962 <bayi.cheng@mediatek.com> Original-Reviewed-on: https://chromium-review.googlesource.com/292693 Original-Commit-Ready: Yidi Lin <yidi.lin@mediatek.com> Original-Tested-by: Yidi Lin <yidi.lin@mediatek.com> Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://review.coreboot.org/13102 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard/google/oak')
-rw-r--r--src/mainboard/google/oak/Kconfig8
-rw-r--r--src/mainboard/google/oak/bootblock.c31
2 files changed, 38 insertions, 1 deletions
diff --git a/src/mainboard/google/oak/Kconfig b/src/mainboard/google/oak/Kconfig
index cc64ab9c71..ce783f3d5e 100644
--- a/src/mainboard/google/oak/Kconfig
+++ b/src/mainboard/google/oak/Kconfig
@@ -20,14 +20,16 @@ config BOARD_SPECIFIC_OPTIONS
select SOC_MEDIATEK_MT8173
select BOARD_ID_AUTO
select BOARD_ROMSIZE_KB_4096
+ select COMMON_CBFS_SPI_WRAPPER
select EC_GOOGLE_CHROMEEC
select EC_GOOGLE_CHROMEEC_SPI
select MAINBOARD_HAS_NATIVE_VGA_INIT
select MAINBOARD_DO_NATIVE_VGA_INIT
select MAINBOARD_HAS_CHROMEOS
+ select SPI_FLASH
config CHROMEOS
- select CHROMEOS_VBNV_EC
+ select CHROMEOS_VBNV_FLASH
select EC_SOFTWARE_SYNC
select VIRTUAL_DEV_SWITCH
@@ -55,6 +57,10 @@ config DRIVER_TPM_I2C_ADDR
hex
default 0x20
+config BOOT_MEDIA_SPI_BUS
+ int
+ default 9
+
config EC_GOOGLE_CHROMEEC_BOARDNAME
string
default "oak"
diff --git a/src/mainboard/google/oak/bootblock.c b/src/mainboard/google/oak/bootblock.c
index 3d7855149f..efb489fb15 100644
--- a/src/mainboard/google/oak/bootblock.c
+++ b/src/mainboard/google/oak/bootblock.c
@@ -33,6 +33,34 @@ static void i2c_set_gpio_pinmux(void)
gpio_set_mode(PAD_SCL4, PAD_SCL4_FUNC_SCL4);
}
+static void nor_set_gpio_pinmux(void)
+{
+ /* Set driving strength of EINT4~EINT9 to 8mA
+ * 0: 2mA
+ * 1: 4mA
+ * 2: 8mA
+ * 3: 16mA
+ */
+ /* EINT4: 0x10005B20[14:13] */
+ clrsetbits_le16(&mt8173_gpio->drv_mode[2].val, 0xf << 12, 2 << 13);
+ /* EINT5~EINT9: 0x10005B30[2:1] */
+ clrsetbits_le16(&mt8173_gpio->drv_mode[3].val, 0xf << 0, 2 << 1),
+
+ gpio_set_pull(PAD_EINT4, GPIO_PULL_ENABLE, GPIO_PULL_UP);
+ gpio_set_pull(PAD_EINT5, GPIO_PULL_ENABLE, GPIO_PULL_UP);
+ gpio_set_pull(PAD_EINT6, GPIO_PULL_ENABLE, GPIO_PULL_UP);
+ gpio_set_pull(PAD_EINT7, GPIO_PULL_ENABLE, GPIO_PULL_UP);
+ gpio_set_pull(PAD_EINT8, GPIO_PULL_ENABLE, GPIO_PULL_UP);
+ gpio_set_pull(PAD_EINT9, GPIO_PULL_ENABLE, GPIO_PULL_UP);
+
+ gpio_set_mode(PAD_EINT4, PAD_EINT4_FUNC_SFWP_B);
+ gpio_set_mode(PAD_EINT5, PAD_EINT5_FUNC_SFOUT);
+ gpio_set_mode(PAD_EINT6, PAD_EINT6_FUNC_SFCS0);
+ gpio_set_mode(PAD_EINT7, PAD_EINT7_FUNC_SFHOLD);
+ gpio_set_mode(PAD_EINT8, PAD_EINT8_FUNC_SFIN);
+ gpio_set_mode(PAD_EINT9, PAD_EINT9_FUNC_SFCK);
+}
+
void bootblock_mainboard_early_init(void)
{
/* Clear UART0 power down signal */
@@ -47,6 +75,9 @@ void bootblock_mainboard_init(void)
/* set i2c related gpio */
i2c_set_gpio_pinmux();
+ /* set nor related GPIO */
+ nor_set_gpio_pinmux();
+
mtk_spi_init(CONFIG_EC_GOOGLE_CHROMEEC_SPI_BUS, SPI_PAD1_MASK, 6*MHz);
setup_chromeos_gpios();