summaryrefslogtreecommitdiff
path: root/src/mainboard/google/reef
diff options
context:
space:
mode:
authorKevin Chiu <kevin.chiu@quanta.corp-partner.google.com>2020-05-06 22:55:58 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-05-08 15:19:08 +0000
commitbca848c84ec585635aed8badfa0804cc55c7e157 (patch)
treeabda6bfec7123d0fc7e3243621aea04cbe722004 /src/mainboard/google/reef
parentb0800d3e41c54ad813313e572be06a0dcd030921 (diff)
downloadcoreboot-bca848c84ec585635aed8badfa0804cc55c7e157.tar.xz
mb/google/reef: add G2 TS support for snappy
Add G2 GTCH7503 HID TS support spec from G2: G7500 / Ver.1.2 (3, April, 2018) BUG=b:155827595 BRANCH=master TEST=emerge-snappy coreboot Change-Id: I151bf141148f4f00b3dadd9c44ab3a6b7731cde1 Signed-off-by: Kevin Chiu <Kevin.Chiu@quantatw.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41090 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/reef')
-rw-r--r--src/mainboard/google/reef/variants/snappy/devicetree.cb14
1 files changed, 14 insertions, 0 deletions
diff --git a/src/mainboard/google/reef/variants/snappy/devicetree.cb b/src/mainboard/google/reef/variants/snappy/devicetree.cb
index 4edf739805..7189508d18 100644
--- a/src/mainboard/google/reef/variants/snappy/devicetree.cb
+++ b/src/mainboard/google/reef/variants/snappy/devicetree.cb
@@ -244,6 +244,20 @@ chip soc/intel/apollolake
register "hid_desc_reg_offset" = "0x20"
device i2c 2c on end
end
+ chip drivers/i2c/hid
+ register "generic.hid" = ""GTCH7503""
+ register "generic.desc" = ""G2TOUCH Touchscreen""
+ register "generic.irq" = "ACPI_IRQ_EDGE_LOW(GPIO_21_IRQ)"
+ register "generic.probed" = "1"
+ register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPIO_36)"
+ register "generic.reset_delay_ms" = "50"
+ register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPIO_152)"
+ register "generic.enable_delay_ms" = "1"
+ register "generic.has_power_resource" = "1"
+ register "generic.disable_gpio_export_in_crs" = "1"
+ register "hid_desc_reg_offset" = "0x01"
+ device i2c 40 on end
+ end
end # - I2C 3
device pci 17.0 on
chip drivers/i2c/generic