summaryrefslogtreecommitdiff
path: root/src/mainboard/google/sarien/bootblock.c
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@google.com>2018-10-31 10:38:16 -0700
committerDuncan Laurie <dlaurie@chromium.org>2018-11-02 16:07:13 +0000
commit558602ff4043082f3e0fc91cbf4905302853a94c (patch)
treeb559fe485596ac9b9bc7e75148242bf84988e9ff /src/mainboard/google/sarien/bootblock.c
parentdb48f7ea48205f69f0c1dd86d71ba0d7fe022d4a (diff)
downloadcoreboot-558602ff4043082f3e0fc91cbf4905302853a94c.tar.xz
mb/google/sarien: Add new mainboard
Sarien is a new board using Intel Whiskey Lake SOC. It also uses the newly added Wilco EC, enabled in a separate commit. Sarien is not a true reference board, it is just one variant of a very similar design. For that reason it is not considered the baseboard but rather a standalone variant. Change-Id: I2e38f617694ed2c2ef746ff8083f2bfd58cbc775 Signed-off-by: Duncan Laurie <dlaurie@google.com> Reviewed-on: https://review.coreboot.org/29409 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/google/sarien/bootblock.c')
-rw-r--r--src/mainboard/google/sarien/bootblock.c32
1 files changed, 32 insertions, 0 deletions
diff --git a/src/mainboard/google/sarien/bootblock.c b/src/mainboard/google/sarien/bootblock.c
new file mode 100644
index 0000000000..399a127736
--- /dev/null
+++ b/src/mainboard/google/sarien/bootblock.c
@@ -0,0 +1,32 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2018 Google LLC
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <bootblock_common.h>
+#include <soc/gpio.h>
+#include <variant/gpio.h>
+
+static void early_config_gpio(void)
+{
+ const struct pad_config *early_gpio_table;
+ size_t num_gpios = 0;
+
+ early_gpio_table = variant_early_gpio_table(&num_gpios);
+ gpio_configure_pads(early_gpio_table, num_gpios);
+}
+
+void bootblock_mainboard_init(void)
+{
+ early_config_gpio();
+}