diff options
| author | Subrata Banik <subrata.banik@intel.com> | 2019-01-14 20:03:56 +0530 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-01-16 16:26:56 +0000 |
| commit | 1ed36f9ce9d52917a04cfbe5c3b353910ca7fd1c (patch) | |
| tree | 5eaa7e4a415d1af6a6c15b6dd11c0ff76a18a755 /src/mainboard/google/stout/cmos.layout | |
| parent | d4a12ec82204b9acf8dc814103e4f2efefecd248 (diff) | |
| download | coreboot-1ed36f9ce9d52917a04cfbe5c3b353910ca7fd1c.tar.xz | |
mainboard/intel: Update mainboard UART Kconfig
After a96e66a (soc/intel: Clean mess around UART_DEBUG) got merged,
all mainboard using intel cannonlake,coffeelake, kabylake, skylake,
icelake and whiskeylake get affected.
Using INTEL_LPSS_UART_FOR_CONSOLE instead of UART_DEBUG
and set default console for each platform.
TEST=Intel client and IoT team has verified that LPSS uart
is working fine on CNL, WHL and ICL RVPs.
Change-Id: I0381a6616f03c74c98f837e3c008459fefd4818c
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/30913
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/stout/cmos.layout')
0 files changed, 0 insertions, 0 deletions