summaryrefslogtreecommitdiff
path: root/src/mainboard/google/stout
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2016-02-10 01:43:08 +0100
committerMartin Roth <martinroth@google.com>2016-02-12 04:22:00 +0100
commit613d3ad2086f463170fc0791653532abc937dc9c (patch)
tree2a9b22fb10341443ed5cfeda6e272a7e22f4ed77 /src/mainboard/google/stout
parentffbb3c0b8abea621eb7a1583d630cf06c8cbfbbc (diff)
downloadcoreboot-613d3ad2086f463170fc0791653532abc937dc9c.tar.xz
Move gpio.h to gpio.c on sandy and ivy.
Change-Id: Ic9d8c2a4e5125eca20eb692ac7ed070fda6cbe32 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: https://review.coreboot.org/13657 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard/google/stout')
-rw-r--r--src/mainboard/google/stout/Makefile.inc1
-rw-r--r--src/mainboard/google/stout/gpio.c (renamed from src/mainboard/google/stout/gpio.h)0
-rw-r--r--src/mainboard/google/stout/romstage.c2
3 files changed, 1 insertions, 2 deletions
diff --git a/src/mainboard/google/stout/Makefile.inc b/src/mainboard/google/stout/Makefile.inc
index 256948d9b5..f151e4f67c 100644
--- a/src/mainboard/google/stout/Makefile.inc
+++ b/src/mainboard/google/stout/Makefile.inc
@@ -22,3 +22,4 @@ smm-$(CONFIG_HAVE_SMI_HANDLER) += mainboard_smi.c
smm-$(CONFIG_HAVE_SMI_HANDLER) += ec.c
SRC_ROOT = $(src)/mainboard/google/stout
+romstage-y += gpio.c
diff --git a/src/mainboard/google/stout/gpio.h b/src/mainboard/google/stout/gpio.c
index 7fffe8b48b..7fffe8b48b 100644
--- a/src/mainboard/google/stout/gpio.h
+++ b/src/mainboard/google/stout/gpio.c
diff --git a/src/mainboard/google/stout/romstage.c b/src/mainboard/google/stout/romstage.c
index 99979e9e90..d7046a3ccb 100644
--- a/src/mainboard/google/stout/romstage.c
+++ b/src/mainboard/google/stout/romstage.c
@@ -29,11 +29,9 @@
#include <northbridge/intel/sandybridge/sandybridge.h>
#include <northbridge/intel/sandybridge/raminit.h>
#include <southbridge/intel/bd82x6x/pch.h>
-#include <southbridge/intel/bd82x6x/gpio.h>
#include <arch/cpu.h>
#include <cpu/x86/msr.h>
#include <halt.h>
-#include "gpio.h"
#include <bootmode.h>
#include <tpm.h>
#include <cbfs.h>