summaryrefslogtreecommitdiff
path: root/src/mainboard/google/veyron/sdram_inf
diff options
context:
space:
mode:
authorShunqian Zheng <zhengsq@rock-chips.com>2017-02-23 09:34:40 +0800
committerPatrick Georgi <pgeorgi@google.com>2017-03-07 17:46:09 +0100
commitc1749718d1b7bb4474198967983685c558015416 (patch)
treeeb96c6b08771659a36aecc8e77fb38936829bb45 /src/mainboard/google/veyron/sdram_inf
parent6d5b2f7057d71d925647590462ac8d88109c462c (diff)
downloadcoreboot-c1749718d1b7bb4474198967983685c558015416.tar.xz
google/veyron: add K4B4G1646E-BYK0 ddr with ramid 000Z
The K4B4G1646E-BYK0 shares sdram config with K4B4G1646D-BYK0. For clarity, sdram-ddr3-samsung-2GB now is used by - K4B4G1646D-BYK0 - K4B4G1646E-BYK0 - K4B4G1646Q-HYK0 BUG=chrome-os-partner:62131 BRANCH=veyron TEST=emerge Change-Id: Ie43f23bf8f5f5b1acbb74c85cac17fe181c841c4 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 46d62d87101e0ee1050b00db02b3ecaa4587e9f4 Original-Change-Id: I461c6f36c28ea0eeaf7d64292c9c87ab0c9de443 Original-Signed-off-by: Shunqian Zheng <zhengsq@rock-chips.com> Original-Reviewed-on: https://chromium-review.googlesource.com/446197 Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Original-(cherry picked from commit f98251a4a4fe4d49721a936a684f6ac80f3f6405) Original-Reviewed-on: https://chromium-review.googlesource.com/446300 Reviewed-on: https://review.coreboot.org/18519 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard/google/veyron/sdram_inf')
-rw-r--r--src/mainboard/google/veyron/sdram_inf/sdram-ddr3-samsung-2GB.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/veyron/sdram_inf/sdram-ddr3-samsung-2GB.inc b/src/mainboard/google/veyron/sdram_inf/sdram-ddr3-samsung-2GB.inc
index f5793d1561..d2186ac8a3 100644
--- a/src/mainboard/google/veyron/sdram_inf/sdram-ddr3-samsung-2GB.inc
+++ b/src/mainboard/google/veyron/sdram_inf/sdram-ddr3-samsung-2GB.inc
@@ -1,5 +1,5 @@
{
- /* two Samsung K4B4G1646D-BYK0 chips */
+ /* two Samsung K4B4G1646D-BYK0/K4B4G1646E-BYK0/K4B4G1646Q-HYK0 chips */
{
{
.rank = 0x1,