summaryrefslogtreecommitdiff
path: root/src/mainboard/google/veyron_rialto
diff options
context:
space:
mode:
authorLijian Zhao <lijian.zhao@intel.com>2019-03-13 10:52:49 -0700
committerDuncan Laurie <dlaurie@chromium.org>2019-03-29 14:55:54 +0000
commit009e6cbf842ae1e28231d8e864403c68857c337a (patch)
treef44780887e102d7eca5d2015b866aa4eb13984b3 /src/mainboard/google/veyron_rialto
parent06d0705834efc74281ccad7b8958b0e24dc2c701 (diff)
downloadcoreboot-009e6cbf842ae1e28231d8e864403c68857c337a.tar.xz
soc/intel/cannonlake: Ignore GBE LTR
Ignore integrated GBE controller LTR setting to make it wake up from s0ix with 10/100M cable attached. BUG=b:122435844 TEST= Test on sarien platorm, after the changes sytem can wake by WOL, and also checked SLP_S0 residency can increase with 10/100M cable and battery connected. Signed-off-by: Lijian Zhao <lijian.zhao@intel.com> Change-Id: Iec7dd197b8a456751f8e4dcb19e3e153f5888613 Reviewed-on: https://review.coreboot.org/c/coreboot/+/31888 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Diffstat (limited to 'src/mainboard/google/veyron_rialto')
0 files changed, 0 insertions, 0 deletions